期刊文献+

基于多核系统NoC架构的静态列表调度算法 被引量:2

Static list scheduling algorithm for NoC in MPSOC
下载PDF
导出
摘要 在单芯片多核系统中,No C已成为主流片上通信架构。有效的任务调度是挖掘计算并行性的重要方法。在经典静态列表调度基础上,针对HEFT算法中节点排序会得出较多的优先级相同节点的问题,提出一种节点二次排序的调度方法。在边的调度上应用了ALAP原则,改进算法有效提高了调度效果。实验表明,新方法对bl、blcomp、blio等节点优先权算法得出的任务列表均有良好的调度效果,适应性较好;对于2D Mesh同构No C架构,改进算法对三种节点优先权算法有1.15倍的平均加速比,最大可有1.27倍加速比。 No C becames the main communication architecture of MPSOC system. As its hardware being mature,the scheduling technology for No C becomes the key factors to restrict the performance of the multi-core. It has been becoming the hot point to research the more appropriate scheduling algorithm to make full parallelism of multi-core. Considering the efficiency of classical HEFT algorithm decreased by many nodes with the same priority,this paper presented a novel scheduling algorithm to gain the better scheduling result by ranking those same priority nodes again and application of the rule of ALPA in edges scheduling. The proposed algorithm has good applicability to schedule lists derived from bl、blcomp、blio and a variety of node priority. The experiment result of 2D Mesh No C shows that the average and the maximum speedup compared with the HEFT algorithm is 1. 15 and 1. 27.
机构地区 电子工程学院
出处 《计算机应用研究》 CSCD 北大核心 2016年第4期1054-1057,共4页 Application Research of Computers
基金 国家自然科学基金面上项目(61179036)
关键词 任务调度 静态调度 片上网络 有向无环图 task scheduling static scheduling network on chip(NoC) directed acyclic graph(DAG)
  • 相关文献

参考文献9

  • 1何军,王飙.多核处理器的结构设计研究[J].计算机工程,2007,33(16):208-210. 被引量:24
  • 2Hemani A, Jantsch A, Kumar S, et al. Network on chip:an architecture for billion transistor era[C] //Proc of IEEE NorChip Conference. 2000.
  • 3黄姝娟,朱怡安.基于并行优先级任务树的多核调度方法研究[J].西北工业大学学报,2012,30(5):652-656. 被引量:3
  • 4穆鹏程,NEZAN Jean-Francois,RAULET Mickael,COUSIN Jean-Gabriel.并行嵌入式系统中具有通信竞争任务调度问题的高级列表调度方法[J].中国科学:信息科学,2011,41(3):349-364. 被引量:5
  • 5欧阳一鸣,董少周,梁华国.基于2D Mesh的NoC路由算法设计与仿真[J].计算机工程,2009,35(22):227-229. 被引量:27
  • 6He Ou, Dong Sheqin, Jang W Y. UNISM:unified scheduling and mapping for general networks on chip[J] . IEEE Trans on Very Large Scale Integration Systems, 2012, 20(8):1496-1509.
  • 7Tafesse B, Raina A, Suseela J, et al. Efficient scheduling algorithms for MpSoC systems[C] // Proc of the 8th International Conference on Information Technology. [S. l.] :IEEE Press, 2011:683-688.
  • 8Song Yukun, Wu Huajie. The Implementation of a NoC router compatible with packet switching and circuit switching[C] //Proc of International Conference on Computer, Network Security and Communication Engineering. 2014:411-416.
  • 9Gao Han, Zhang Duoli. Design and implementation of a NoC simulator for multiple topologies exploration[C] //Proc of International Conference on Computer, Network Security and Communication Enginee-ring. 2014:140-147.

二级参考文献36

  • 1Wu Chang, Li Yubai, Chai Song. Design and Simulation of a TorusStructure and Route Algorithm for Network on Chip[C]//Proc. of the 7th International Conference on ASIC. Guilin, China: [s. n.], 2007.
  • 2Glass C J, Lionel M N. The Turn Model for Adaptive Routing[C]// Proc. of the 19th Annual International Symposium on Computer Architecture. New York, USA: ACM Press, 1992.
  • 3Dally W J, Seitz C L. Deadlock-free Message Routing in Multiprocessor Interconnection Networks[J]. IEEE Transactions on Computers, 1987, 36(5): 547-553.
  • 4Chiu Ge-Ming. The Odd-even Turn Model for Adaptive Routing[J]. IEEE Transactions on Parallel and Distributed System, 2000, 11(7): 729-738.
  • 5Kunle O K,Basem A N,Hammond L,et al.The Case for a Single-chip Multiprocessor[C]//Proc.of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems,New York.1996-10-02.
  • 6Tullsen D M,Eggers S J,Levy H M.Simultaneous Multithreading:Maximizing On-chip Parallelism[C]//Proc.of the 22nd Ann.Int'l Symp.on Computer Architecture.1995:392-403.
  • 7Kahle J A.Introduction to the Cell Multiprocessor[J].IBM Journal Res.& Dev.,2005,49(4/5):589-604.
  • 8Kongetira P.A 32-Way Multithreaded SPARC Processor[J].IEEE Micro,2005,25(2):21-29.
  • 9Barroso L A.Piranha:a Scalable Architecture Based on Single-chip Multiprocessing[C]//Proc.of Int'l Symp.on Computer Architecture.2000:165-175.
  • 10Kalla R.IBM Power5 Chip:A Dual-core Multithreaded Processor[J].IEEE Micro,2004,24(2):40-47.

共引文献55

同被引文献10

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部