期刊文献+

基于随机行走电容提取且保证准确度的线网时延计算方法 被引量:4

An Accuracy-Guaranteed Method for Calculating the Interconnect Delay Based on Random Walk Capacitance Extraction
下载PDF
导出
摘要 从随机统计原理出发,考虑基于随机行走电容提取的多端线网时延计算,提出保证准确度的多端线网自适应互连时延计算方法.首先推导了互连时延的随机误差与随机行走电容提取结果误差的依赖关系,给出了时延误差的理论上限;然后提出了基于误差上限估计和基于误差微调的2种自适应互连时延计算策略,它们根据用户指定的时延误差阈值自动调整执行随机行走电容提取的精度设置与次数,并通过"断点续算"提取技术缩短整体计算时间.对实际电路版图中互连线网结构进行计算的实验结果表明,该方法能够保证时延结果的准确度,而基于误差微调的自适应策略比基于误差上限估计的策略效率更高,在确保时延误差可控的同时使包含电容提取的总计算时间最短. Based on the stochastic theory, we consider the calculation of the delay of multi-terminal interconnect nets with random walk based capacitance extraction. An adaptive accuracy-guaranteed method for calculating the interconnect delay has been proposed. In this work, the relationship between the stochastic errors of interconnect delay and the stochastic errors of capacitances due to random walk algorithm has been derived, resulting to a theoretical upper bound of delay error. Then, two adaptive strategies are proposed for the accuracy-guaranteed delay calculation. One is based on the upper bound of delay error, and the other is based on an error fine-tuning approach. The method automatically adjusts the error threshold and the time of running the random walk based capacitance extraction, and employs a restoring extraction technique to largely reduce the runtime. The experimental results on interconnect structures from actual circuit layouts show that, the proposed method is able to guarantee the accuracy of calculated delay. And, the approach based on error fine-tuning is more efficient than the approach based on upper bound estimation of the delay error. The former reduces the total runtime including that for capacitance extraction to a small quantity while guaranteeing the stochastic delay error.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2016年第1期188-196,共9页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(61422402) 北京市自然科学基金(4132047) 湖北省科技支撑计划(2015BAA120 2015BCE068)
关键词 互连线 时延计算 随机误差 随机行走电容提取 interconnect delay calculation stochastic error random walk based capacitance extraction
  • 相关文献

参考文献2

二级参考文献30

  • 1Elmore W C. The transient response of damped linear networks [J]. Journal of Applied Physics, 1948,19(1): 55.
  • 2Heydari Payam, Pedram Massoud. Interconnect energy dissipation in high-speed ULSI circuits [A]. IEEE VLSI Design/ASP-DAC Conference [C]. India: Bangalore, 2002. 132.
  • 3Becer Murat R, Blaauw David. et al. Analysis of noise avoidance techniques in DEM interconnect using a complete crosstalk noise model [A]. Proc. DATE [C]. France: Paris, 2002. 456.
  • 4Sakurai T. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's [J]. IEEE Trans. Electron Devices, 1993, ED-40 (1): 118.
  • 5Chern J H, Huang J. Multilevel metal capacitance models for CAD design synthesis systems [J].IEEE Electr. Device Lett.,1992, 13(1): 32-34.
  • 6Samudra G S, Lee H L. A set of analytic formulas for capacitance of VLSI interconnects of trapezium shap [J]. IEEE Trans. Electronic Device, 1994, ED-41(8): 1467.
  • 7Delorme N, Belleville M, et al. Inductance and capacitance analytic formulas for VLSI iterconnects [J]. Electronics Letters,1996, 32(11): 996.
  • 8Qian J, Pullela S, Pillage L. Modeling the "effective capacitance" for the RC interconnect of CMOS gates [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, 13(12): 1526.
  • 9Kashyap Chandramouli V, Alpert Charles J, Devgan Anirudh. An "effective" capacitance based delay metric for RC interconnect [A]. Proc. ICCAD [C]. USA: San Jose, 2000. 229.
  • 10Ding L, Blaauw D, Mazumder P. Accurate crosstalk noise modeling for early signal integrity analysis [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(5): 627.

共引文献4

同被引文献11

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部