期刊文献+

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm

Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm
原文传递
导出
摘要 Block-matching and 3D-filtering(BM3D) is a state of the art denoising algorithm for image/video,which takes full advantages of the spatial correlation and the temporal correlation of the video. The algorithm performance comes at the price of more similar blocks finding and filtering which bring high computation and memory access. Area, memory bandwidth and computation are the major bottlenecks to design a feasible architecture because of large frame size and search range. In this paper, we introduce a novel structure to increase data reuse rate and reduce the internal static-random-access-memory(SRAM) memory. Our target is to design a phase alternating line(PAL) or real-time processing chip of BM3 D. We propose an application specific integrated circuit(ASIC) architecture of BM3 D for a 720 × 576 BT656 PAL format. The feature of the chip is with 100 MHz system frequency and a 166-MHz 32-bit double data rate(DDR). When noise is σ = 25, we successfully realize real-time denoising and achieve about 10 d B peak signal to noise ratio(PSNR) advance just by one iteration of the BM3 D algorithm. Block-matching and 3D-filtering(BM3D) is a state of the art denoising algorithm for image/video,which takes full advantages of the spatial correlation and the temporal correlation of the video. The algorithm performance comes at the price of more similar blocks finding and filtering which bring high computation and memory access. Area, memory bandwidth and computation are the major bottlenecks to design a feasible architecture because of large frame size and search range. In this paper, we introduce a novel structure to increase data reuse rate and reduce the internal static-random-access-memory(SRAM) memory. Our target is to design a phase alternating line(PAL) or real-time processing chip of BM3 D. We propose an application specific integrated circuit(ASIC) architecture of BM3 D for a 720 × 576 BT656 PAL format. The feature of the chip is with 100 MHz system frequency and a 166-MHz 32-bit double data rate(DDR). When noise is σ = 25, we successfully realize real-time denoising and achieve about 10 d B peak signal to noise ratio(PSNR) advance just by one iteration of the BM3 D algorithm.
出处 《Journal of Shanghai Jiaotong university(Science)》 EI 2016年第2期173-183,共11页 上海交通大学学报(英文版)
基金 the National Natural Science Foundation of China(No.61234001)
关键词 block-matching and 3D-filtering(BM3D) denoising algorithm IMPLEMENTATION BLOCK-MATCHING 3D-filtering AGGREGATION block-matching and 3D-filtering(BM3D) denoising algorithm implementation block-matching 3D-filtering aggregation
  • 相关文献

参考文献18

  • 1DABOV K, FOI A, EGIAZARIAN K. Video denois- ing by sparse 3D transform-domain collaborative filter- ing [C]//15th European Signal Processing Conference. Poznarl Poland: Is. n.], 2007: 7-11.
  • 2DABOV K, FOI A, KATKOVNIK V, et al. Image denoising by sparse 3D transform-domain collabora- tive filtering [J]. IEEE Transactions on Image Process- ing, 2007, 16(8): 2080-2095.
  • 3ZHU S P, HOU Y S, WANG Z K, et al. A novel frac- tal video coding algorithm using fast block-matching motion estimation technology [C]//International Con- ference on Computer Application and System Model- ing. Is. 1.]: IEEE, 2010: 360-364.
  • 4YANG H S, LI J, SUN J, et al. Fast block matching algorithm for H. 264/SVC motion estimation based on sub-sampling [C]/ / International Conference on Com- puter Engineering and Technology. Is. 1.]: IEEE, 2010: 154-157.
  • 5JAMIL F H, PORLE R R, CHEKIMA A, et al. Preliminary study of block matching algorithm (BMA) for video coding [Cl//4th International Conference on Meehatronies. Kuala Lumpur Malaysia: IEEE, 2011: 1-5.
  • 6YAP S Y, MCCANNY J V. A VLSI architecture for variable block size video motion estimation [J]. IEEE Transactions on Circuit and System II, 2004, 51(7): 384-389.
  • 7CHEUNG C H, PO L M. A noval small-cross- diamond search algorithm for fast video coding and videoconferencing applications [C]//International Conference on Image Processing. Is. 1.]: IEEE, 2002: 681-684.
  • 8ZHU S, MA K K. A new diamond search algorithm for fast block-matching motion estimation [J]. IEEE Transactions on Image Processing, 2000, 9(2): 287- 290.
  • 9ZHU C, LIN X, CHAU L, et al. Enhanced hexago- nal search for fast block motion estimation [J]. IEEE Transactions on Circuits and Systems for Video Tech- nology, 2004, 14(10): 1210-1214.
  • 10TSAI T H, PAN T N. A novel 3-D predict hexagon search algorithm for fast block motion estimation on H. 264 video coding [J]. IEEE Transactions on Circuits and Systems for Video Technology, 2006, 16(12): 1542- 1549.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部