期刊文献+

基于双层片上网络的路由算法 被引量:3

Routing Algorithm Based on Double-layer Network on Chip
下载PDF
导出
摘要 针对新型双层片上网络结构的路由问题,提出一种利用片上网络资源的快速路由算法。将核间通信依据通信频率和总量大小划分成4类,根据链路交换网络适用于大数据量核间通信的特点,优先将通信总量大且通信频率低的核间通信固化在链路交换网络中,再利用快速布线算法在最少占用片上网络资源的情况下解决路径配置问题。实验结果表明,与模拟退火算法相比,该算法的运行时间减少74%,链路交换网络资源利用率提高21%,应用程序性能提升16%以上。 This paper presents a fast routing algorithm for the new double-layer Network on Chip(NoC) to make full use of the NoC resources. According to the frequency and total volume of the inter-core communications, the proposed algorithm firstly divides them into four types. Considering that circuit network is much more suitable for communications of large volume, the proposed algorithm assigns these communications to circuit network layer, and then uses the fast routing method to configure the paths for remaining communications in packet network layer. Experimental result shows that the proposed algorithm uses 74% less running time and results in 21% more resource usage of circuit network than simulated annealing algorithm. In addition,this algorithm can improve application performance by more than 16% .
出处 《计算机工程》 CAS CSCD 北大核心 2016年第4期83-87,共5页 Computer Engineering
基金 国家自然科学基金资助项目(61103008 61202263)
关键词 多核处理器 双层片上网络 链路交换网络 包交换网络 路由算法 multi-core processor double-layer Network on Chip (NoC) link exchange network packet exchange network routing algorithm
  • 相关文献

参考文献10

  • 1Majed C, Sami Y, Claude T, et al. A Hypercube-based NoC Routing Algorithm for Efficient All-to-all Communications in Embedded Image and Signal Processing Applications [ C ]//Proceedings of Inter- national Conference on High Performance Computing and Simulation. Washington D. C. , USA: IEEE Press, 2010:623-630.
  • 2Yu Zhiyi, You Kaidi, Xiao Ruijin, et al. An 800 MHz 320 mW 16-core Processor with Message-passing and Shared-memory Inter-core Communication Mech- anisms[C]//Proceedings of IEEE International Solid- state Circuits Conference. Washington D. C. , USA:IEEE Press, 2012 : 64-66.
  • 3Mattson T G,Wijngaart R F V D, Riepen M, et al. The 48-core SCC Processor : The Programmer' s View [ C ]// Proceedings of ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. New York, USA : ACM Press, 2010 : 1-11.
  • 4Bell S, Edwards B, Amann J, et al. TILE64 Processor: A 64-core SoC with Mesh Interconnect [ C ]//Proceedings of IEEE International Solid-state Circuits Conference. Washing, ton D. C: USA : IEEE Press. 2008 : 88-598.
  • 5Hu Jingcao, Marculescu R. Energy and Performance- aware Mapping for Regular NoC Architectures[ J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2005,24 ( 4 ) :551-562.
  • 6秦臻南.程序并行划分算法及自动并行工具框架实现[D].上海:复旦大学,2013.
  • 7Chang Kuei-Chung, Shen Jih-Sheng, Chen Tien-Fu. Evaluation and Design Trade-offs Between Circuit- switched and Packet-switched NoCs for Application- Specific SoCs [ C ]//Proceedings of Design Automation Conference. New York, USA: ACM Press, 2006: 143-148.
  • 8Ou Peng, Zhang Jiajie, Quan Heng, et al. A 65nm 39GOPS/W 24-Core Processor with l lTb/s/W Packet Controlled Circuit-switched Double-layer Network-on- Chip and Heterogeneous Execution Array [ C ]// Proceedings of IEEE International Solid-state Circuits Conference. Washington D. C. , USA : IEEE Press,2013 : 56-57.
  • 9Swartz J, Betz V, Rose J. A Fast Routability-driven Router for FPGAs [ C]//Proceedings of the 6th International Symposium on FPGAs. New York, USA: ACM Press, 1998 : 140-151.
  • 10Ebeling C, McMurchie L, Hauck S A, et al. Placement and Routing Tools for the Triptych FPGA [ J ]. IEEE Transactions on Very Large Scale Integration Systems,1995,3(4) :473-482.

同被引文献12

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部