期刊文献+

一种低成本纳卫星星载计算机容错方法 被引量:7

Method of Fault-tolerant On-board Computer for Low-cost Nano-satellite
下载PDF
导出
摘要 为了提高纳卫星星载计算机系统的可靠性,减少体积、质量及功耗等多方面因素的影响,文章提出了一种软硬件结合的低成本容错设计方法。将星载计算机硬件采用双机冗余冷备份方案,通过现场可编程门阵列(FPGA)对故障处理器进行仲裁切换;软件容错通过错误检测与纠正(EDAC)信息容错技术的实现,对星载计算机整体程序进行纠错检错,以对抗单粒子翻转事件。结果表明:该方法能够对星载计算机系统进行有效的故障切换处理,并降低单粒子事件的不良影响,可以在纳卫星系统中推广应用。 The reliability design of the Nano-satellite has been restricted by volume,weight and power consumption.In order to improve the reliability of the computer system and reduce the influence of the above factors,a new low-cost method of combining software and hardware is presented in this paper.The system uses FPGA as an arbitrator to switch to the backup processor in case of failures.Fault-tolerant software is realized by software fault tolerance technology of the error detection and correction,to fight against single event upsets.Experimental analysis shows that the method can effectively handle failover for onboard computer system,reduce the adverse effects of single events,and can be widely applied to the system of Nano-satellite.
出处 《航天器工程》 北大核心 2016年第2期52-57,共6页 Spacecraft Engineering
基金 教育部科技发展中心博士点基金(20133219120030)
关键词 纳卫星 双机冗余 仲裁器 错误检测与纠正 Nano-satellite dual-computer redundancy arbitrator error detection and correction
  • 相关文献

参考文献8

二级参考文献59

  • 1林来兴.小卫星技术的发展和应用前景[J].中国航天,2006(11):43-47. 被引量:19
  • 2林来兴.国外微小卫星在空间攻防中的应用研究[J].装备指挥技术学院学报,2006,17(6):47-49. 被引量:14
  • 3Kamanu. A New Architecture for Single-Event Detection & Reconfiguration of SRAM-based FPGAs [J]. High Assurance Systems Engineering Symposium. 2007,(11).
  • 4Xilinx Application Note: Virtex Series, "Virtex FPGA Series Configuration and Readback", XAPP138(v2.8) March 11, 2005.
  • 5Wilkinson D C, Stone J L, et al. TDRS-1 single event up- sets and the effect of the space environment [ J ]. IEEE Trans. on Nuclear Science, 1991, 38(6) : 1708-1712.
  • 6Underwood C I, Oldfield M K. Observations on the relia- bility of COTS-device-based solid state data recorders op- erating in low-earth orbit [ J ]. IEEE Trans. on Nuclear Science, 2000, 47 (3) : 647- 653.
  • 7Purohit S, Harrington D, Margala M. An area efficient de- sign methodology for SEU tolerant digital circuits [ J ]. Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010:981-984.
  • 8Li Hao, Lixin Yu. A study on the hardware implementa- tion of EDAC[ J ]. Third 2008 International Conference on Convergence and Hybrid Information Technology, 2008: 222-225.
  • 9Gherman V, Evain S, Cartron M, et al. System-level hard- ware-base protection of memories against soft-errors [ J ]. Design, Automation & Test in Europe Conference & Exhi- bition, 2009 : 1222-1225.
  • 10Shirvani P P, Saxena N R, McCluskey E J. Software-im- plemented EDAC protection against SEUs [ J ]. IEEE Trans. on Reliability, 2000, 49 (3) :273-284.

共引文献48

同被引文献54

引证文献7

二级引证文献25

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部