期刊文献+

一种可编程的老化感知触发器设计

A Programmable Aging-aware Flip-flop Design
下载PDF
导出
摘要 随着云计算和大数据时代的到来,人们对集成电路可靠性的要求越来越高.再加上晶体管尺寸及栅氧厚度的不断缩小,NBTI效应已经成为影响集成电路可靠性的重要因素.针对这一问题,提出了一种可编程的老化感知触发器,目的是为了监控老化效应,避免老化引起的故障.这种设计将有效地提高老化预测的准确性. With the advent of cloud computing and big data,the reliability of integrated circuit is highly required. Besides,shrinking the size of transistor and thickness of lattice oxygen made NBTI effect become the important factor which influence the reliability of integrated circuits. The purpose of putting forward this programmable aging- aware flip- flop is to monitor the aging effect and avoid some fault caused aging and the design will effectively improve the accuracy of aging prediction.
出处 《佳木斯大学学报(自然科学版)》 CAS 2016年第2期238-241,共4页 Journal of Jiamusi University:Natural Science Edition
基金 国家自然科学基金青年基金(61404001 61306046) 国家自然科学基金面上项目(61371025) 安徽省高校省级自然科学研究重大项目(KJ2014ZD12) 淮南市科技计划报(2013A4011)
关键词 负偏置温度不稳定性 电路老化 触发器 可编程 延迟单元 negative bias temperature instability circuit aging flip-flop programmable delay element
  • 相关文献

参考文献5

  • 1Kimizuka N, Yamamoto T, Mogami T, et al. The impact of bias temperature instability for direct - tunneling ultra - thin gate ox- ide on MOSFET scaling [ A ]. Prec of Syrup on VLSI Technology [Cl. Kyoto, Japan, 1999. 73-74.
  • 2郝跃,韩晓亮,刘红侠.超深亚微米P^+栅PMOSFET中NBTI效应及其机理研究[J].电子学报,2003,31(z1):2063-2065. 被引量:4
  • 3V. Reddy, A. T. Krishnan, A. Marshall, et al. "Impact of Negative Bias Temperature Instability on Digital Circuit Reliabili- ty", Proc. IEEE 40th. Annual International Reliability Physics Symposium, pp. 248 - 254, 2002.
  • 4J. C. Vazquez et al. "Built - In Aging Monitoring for Safety - Critical Applications", Proc. Of the IEEE Int. On - Line Test Symposium(IOLTS) , pp. 9 - 14, June, 2009.
  • 5Predictive Technology Model (PTM), http://www, eas. asu. edu/- ptm/.

二级参考文献6

  • 1[1]N Kimizuka, T Yamamoto. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling [A]. Technology Papers of 1999 Symposium on VLSI Technology Digest [ C ].1999.73 - 74.
  • 2[2]Toyoji Yamamoto, et al. Bias tempeature instability in scaled p + polysilicon Gate p-MOSFET's [J]. IEEE Transactions on Electron Devices, MAY 1999,46(5) :921 - 925.
  • 3[3]C E Blat, et al. Mechanism of Negative bias temperature instability[ J ]. Journal of Applied Physics. February, 1991,69( 3 ): 1712 - 1720.
  • 4[4]J F Zhang, et al. Hydrogen induced positive charge generation in gate oxide [J]. Jornal of Applied Physics. August 15,2001,90(4): 1911 -1919.
  • 5[5]Dieter K. Schroder, et al. Negative bias temperature instability:Road to cross in deep submicron silicon semiconductor manufacturing [ J ]. Journal of Applied Physics. July 1,2003,94( 1 ): 1 - 17.
  • 6[6]Kazuhiro Sasada, Mamoru Arimoto. The influence of SiN Films on Negative bias temperature instability and characteristics in MOSFETs [A].Proc. IEEE 1998 Inst. Conference on Microelectronic Test Structures[C]. March, 1998.11. 207 - 210.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部