期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

低功耗电流模互连电路的快速优化设计方法 被引量：1

The optimization design method of low power current-mode interconnect circuit based fast approach
下载PDF
导出
摘要 为对低功耗电流模互连电路进行快速优化,提出了一种"自顶向下"的动态驱动电流模互连电路的快速优化设计方法.方法首先对动态驱动电流模电路进行行为级建模,并采用MATLAB对数据进行处理优化电路功耗,确定出最优的电流源电流大小.然后利用"2ID/gm"方法,快速而准确地确定出相应MOS管尺寸.同时,也对"2ID/gm"的模拟集成电路设计方法,进行了较为详细的理论分析.仿真结果表明:使用该方法确定出的MOS管尺寸得到的性能十分接近设计指标,只需通过少量修改便可完成设计.该方法大大提高了设计效率. In order to optimize the lower power current-mode signaling（ CMS） circuit,we offered a top-down methodology to optimize the power of a dynamic overdriving CMS circuit. First,we molded the CMS scheme using a behavioral model-switched current source,which helps us determine the branch current quickly. Under the help of Matlab,we can determine the optimized branch currents,making the average power of the CMS scheme lowest. To get the accurate dimensions of MOSFETs quickly,a new design method of 2ID/ gmmethodology is introduced.Moreover the detail analysis shows that the 2ID/ gmmethodology is both practical and scientific. The simulation results using initial values calculated by this methodology are very close to the specs,demonstrating the top-down methodology improving the design efficiency of the dynamic overdriving CMS-circuit.
作者 王新胜 胡诣哲
机构地区 哈尔滨工业大学(威海)信息与电气工程学院 都柏林大学电气与电子工程学院
出处 《哈尔滨工业大学学报》 EI CAS CSCD 北大核心 2016年第3期39-45,共7页 Journal of Harbin Institute of Technology
基金 国家自然科学基金(61201307)
关键词 电流模 互连线 数字电路 2ID/gm设计方法 功耗优化 current-mode interconnect wire digital circuit 2ID/gmmethodology power optimization
分类号 TN492 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献15

  • 1SEO S J, HO R, LEXAU J, et al. High-bandwidth mM low-energy on-chip signaling with adaptive pre-emphasis in 90nm CMOS [C]//IEEE ISSCC Dig Tech Papers. San Francisco: IEEE, 2010.
  • 2MENSINK E, SHINKEL D, KLUMPERINK E A M, et al. Power efficient gigabit communication eapacitively driven RC-limited on-chip interconnects [ J ]. IEEE J Solid-State Circuits, 2010, 45(2) : 447-457.
  • 3DAVE M, SHOJAEI M, SHARMA D. Energy-efficient eurrent-mode signaling scheme for on-chip interconnects [ El//Asian Solid-State Conf. Beijing: IEEE, 2010.
  • 4DAVE M, JAIN M, BAGHINI M S, et al. A variation tolerant current-mode signaling scheme for on-chip interconnects [ J ]. IEEE Trans Very Large Scale Inter (VLSI) Syst, 2013, 21(2): 342-353.
  • 5KATOCH A, VEENDRICK H,SEEVINCK E. High speed current-mode signaling circuits for on-chip wires [ C ]// IEEE Int Syrup Circuits Syst. Kobe: IEEE, 2005.
  • 6SHINKEL D, MENSINK E, KLUMPERINK E A M, et al. A 3-Gb/s/ch transceiver for 10-ram uninterrupted RC- limited global on-chip interconnects [ J ]. IEEE ] Solid- State Circuits, 2006, 41(1) :297-306.
  • 7ZHANG L, WILSON J, BASHIRULLAH R, et al. A 32 Gb/s on-chip bus with driver pre-emphasis technique for on-chip buses [ C ]//Proceeding of Custom Integr Circuits Conf(CICC). San Jose : IEEE, 2006.
  • 8TABRIZI M M, MASOUMI N,DEILAMI M M. High speed current-mode signalling for interconnects considering transmission line and crosstalk effects [ C ]//Proceeding of MWCAS. Montreal: IEEE, 2007.
  • 9HO R, ONO T, HOPKINS R D, et al. High speed and low energy capacitively driven on-chip wires [ J]. IEEE J Solid- State Circuits, 2008, 43(1) :52-60.
  • 10SILVEIRA F, FLANDRE D, JESPERS P G A. A gJlD based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on insulator micro-power OTA [ J]. IEEE J Solid-State Circuits, 1996, 31(9) :1314-1319.

同被引文献4

引证文献1

二级引证文献3

哈尔滨工业大学学报
2016年 第3期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部