期刊文献+

对称双栅高斯掺杂应变Si金属氧化物半导体场效应管的二维解析模型 被引量:1

Two-dimensional analytical models for double-gate(DG) strained-Si metal-oxide-semiconductor field transistor with vertical gaussian doping profile
下载PDF
导出
摘要 基于扩散、阈值调整和离子注入等工艺过程导致器件的沟道区的掺杂分布不均匀,提出对称双栅高斯掺杂应变硅MOSFET器件,并对其相关特性进行研究。通过对沟道二维泊松方程求解建立该器件结构的表面势和阈值电压模型,分析弛豫SiGe层的Ge组分和掺杂偏差σn对表面势和阈值电压的影响。此外,还对比分析高斯掺杂对称双栅应变硅MOSFET器件和均匀掺杂对称双栅应变硅MOSFET器件的表面势和阈值电压。研究结果表明:阈值电压随应变Si膜中Ge组分的增加而降低;表面势和阈值电压随偏差σn的增加而减小;高斯掺杂对称双栅应变硅MOSFET器件和均匀掺杂对称双栅应变硅MOSFET器件的表面势和阈值电压相差较大,表明非均匀掺杂对器件表面势和阈值电压等影响较大。 Considering that diffusion, threshold voltage adjustment and ion implantation process cause the device channel doping distribution to be uneven, a symmetrical double-gate strained-Si metal-oxide-semiconductor field transistor(MOSFET) with a vertical Gaussian doping profile was proposed, and the two-dimensional surface potential model and threshold voltage model for this MOSFET were studied to solve Poisson’s equation. The effects of Gaussian doping straggle parameter σn on surface potential and threshold voltage were investigated. The influence of Ge fraction in the relaxed layer on the surface potential and threshold voltage models was analyzed. Both models of DG MOSFET with Gaussian doping and uniform doping were compared, respectively. SCEs(short-channel effect) and(Drain-Induced-Barrier-lowering) DIBL were analyzed. The results show that the doping distribution has great influence on the device such as surface potential and threshold voltage.
出处 《中南大学学报(自然科学版)》 EI CAS CSCD 北大核心 2016年第4期1203-1208,共6页 Journal of Central South University:Science and Technology
基金 国家自然科学基金资助项目(61474042 61404049 61376076) 湖南省科技计划项目(2013FJ2011 2014FJ2017) 湖南省教育厅资助项目(14B060 13C321)~~
关键词 高斯掺杂 应变SI 阈值电压 Gaussian doping strained Si threshold voltage
  • 相关文献

二级参考文献24

  • 1Wong H and Iwai H 2005 Phys. World 18 40.
  • 2Wong H and Iwai H 2006 Microelectronics Engineering 83 1867.
  • 3Wong H 2012 Nano-CMOS Gate Dielectric Engineering (New York: CRC Press) pp. 1-6.
  • 4Iwai H 2008 Proceedings of the 8th International Workshop Junction Technology, May 15-16, 2008 Shanghai, China, p. 1.
  • 5Maiti C K and Maiti T K 2013 Strain-Engineered MOSFETs (New York: CRC Press) pp. 1-7.
  • 6Maiti T K 2009 Process-Induced Stress Engineering in Silicon CMOS Technology (Ph. D. Dissertation) (West Bengal: Jadavpur University).
  • 7Pradhan K P, Mohapatra S K, Agarwal P K, Sahu P K, Behera D K and Mishra Jyotismita 2013 Microelectronics and Solid State Electronics 2 1.
  • 8Long W and Chin K K 1997 Technical Digest International Electron Devices Meeting 549.
  • 9Kumar M J, Orouji A A and Dhakad H 2006 IEEE Trans. Electron Deviees 53 920.
  • 10Dao-Ming K, Qi L, Jun-Ning C, Shan G and Lei L 2006 8m th International Conference on Solid State and Integrated Circuit Technology, October 23-26, 2006, Shanghai, China.

共引文献2

同被引文献11

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部