期刊文献+

基于DER的高速链路通道误码率眼图的实现 被引量:2

Realization of High Speed Link Channel BER Eye Diagram Based on DER
下载PDF
导出
摘要 针对传统的最坏眼图技术通常会导致过量设计的问题,从统计域的角度提出了一种既定数据率下的通道误码率眼图的求解方法。文中采用双边沿响应法,基于DDR4十线模型将通道的码间干扰和串扰的影响同时考虑在内。通过给发送的码元赋以概率,再对卷积运算的结果进行处理,绘出最终的误码率眼图,不只局限于最坏眼图,因此更具有实用价值。 As the traditional worst eye diagram often leads to excessive design,a method for calculating the channel bit error rate( BER) eye diagram under a given data rate is proposed from the perspective of statistical domain. The DER( double edge response) method based on DDR4 ten lines model takes into account both the channel inter-symbol interference and the cross-talk effects. The final BER eye diagram is obtained by adding probability to bits and dealing with the result of the convolution operation. This method is not limited to the worst eye diagram,and thus is more practical.
作者 严锦荣
出处 《电子科技》 2016年第5期30-33,38,共5页 Electronic Science and Technology
关键词 快速时域仿真 统计域 DER 误码率眼图 fast time domain simulation statistical domain double edge response BER Eye diagram
  • 相关文献

参考文献7

  • 1MikePengLi.高速系统设计-抖动、噪声和信号完整性[M].李玉山,潘健,译.北京:电子工业出版社,2009.
  • 2StephenHHall,HowardLHeck.高级信号完整性技术[M].张徐亮,鲍景富,张雅丽,等,译.北京:电子工业出版社,2011.
  • 3Anthony Sanders. Channel compliance testing utilizing novel statistical eye methodology [ C ]. Santa Clara, CA : IEC Design Conference, 2004.
  • 4Li Mike, Jan Wilstrup. Statistical and system transfer function based method for jitter and noise in communication design and test [ C ]. Santa Clara, CA: IEC Design Conference ,2008.
  • 5Dan Oh, Frank Lambrecht, Jihong Ran, et al. Prediction of system performance based on component jitter and noise budgets [ J ]. IEEE Transaction on Signal Proceeding, 2007, 25(6) :919-923.
  • 6彭莎莎.基于高速有损信令系统的最大失真分析算法[J].电子科技,2013,26(3):124-127. 被引量:3
  • 7KyungSukOh,XingehaoYuan.高速信令-抖动的建模、分析及预算[M].李玉山,初秀琴,路建民,译.北京:电子工业出版社,2014.

二级参考文献6

  • 1孙灯亮.DDR1&2&3信号完整性测试分析技术探析[J].国外电子测量技术,2006,25(9):75-79. 被引量:9
  • 2JOHN W,SONSS,HOWARDLH.高级信号完整性技术[M].张徐亮,译.北京:电子工业出版社,2011.
  • 3BRYAN C.最大失真ISl分析技术(ppt)[M].荷兰:Intel公司电路研究实验室,2007.
  • 4Agilent Technologies Inc. DesignCon [ M ]. USA: Agilent Tech- nologies Inc ,2009.
  • 5Intel Inc. Sandy bridge - EP/EX processor HSPICE * signal integrity model user's guide for DDR3 Interface [ M ]. USA: Intel Inc ,2005.
  • 6李洋.眼图综述报告[EB/OL].(2012-09-23)[2012-10-05]httpIWWW.docin.corn.

共引文献3

同被引文献14

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部