期刊文献+

An LDMOS with large SOA and low specific on-resistance

An LDMOS with large SOA and low specific on-resistance
原文传递
导出
摘要 An LDMOS with nearly rectangular-shape safe operation area (SOA) and low specific on-resistance is proposed. By utilizing a split gate, an electron accumulation layer is formed near the surface of the n-drift region to improve current conduction capability during on-state operation. As a result, the specific on-resistance can be low- ered down to 74.7 m^2.cm2 for a 600 V device from simulation. Furthermore, under high-voltage and high-current conditions, electrons and holes flow as majority carriers in the n-drift region and p-type split gate, respectively. Due to charge compensation occurring between holes and electrons, the local electric field is reduced and impact ion- ization is weakened in the proposed device. Therefore, a higher on-state breakdown voltage at large V6s is obtained and snap-back is suppressed as well. An LDMOS with nearly rectangular-shape safe operation area (SOA) and low specific on-resistance is proposed. By utilizing a split gate, an electron accumulation layer is formed near the surface of the n-drift region to improve current conduction capability during on-state operation. As a result, the specific on-resistance can be low- ered down to 74.7 m^2.cm2 for a 600 V device from simulation. Furthermore, under high-voltage and high-current conditions, electrons and holes flow as majority carriers in the n-drift region and p-type split gate, respectively. Due to charge compensation occurring between holes and electrons, the local electric field is reduced and impact ion- ization is weakened in the proposed device. Therefore, a higher on-state breakdown voltage at large V6s is obtained and snap-back is suppressed as well.
出处 《Journal of Semiconductors》 EI CAS CSCD 2016年第5期52-55,共4页 半导体学报(英文版)
基金 Project supported in part by the National Natural Science Foundation of China(No.51237001)
关键词 LDMOS safe operation area (SOA) snap-back split gate LDMOS safe operation area (SOA) snap-back split gate
  • 相关文献

参考文献16

  • 1Ludikhuize A W. Review of RESURF technology. Proc IEEE ISPSD, 2000: 11.
  • 2Yang F J, Gong J, Su R Y, et. al. 700-V device in high-voltage power ICs with low on-state resistance and enhanced SOA. IEEE Trans Electron Devices, 2013, 60:2847.
  • 3Lyu X, Chen X. An ultralow specific ON-resistance LDMOST using charge balance by split p-gate and n-drift regions. IEEE Trans Electron Devices, 2013, 60:3821.
  • 4Du W, Lyu X, Ng W T, et al. An ultra-low specific on-resistance LDMOST with self-driven split gate. 1EEE Trans Electron De- vices, 2015, 62:1230.
  • 5Hower P L. Safe operating area -- a new frontier in LDMOS design. Proc IEEE ISPSD, 2002:1.
  • 6Parthasarathy V, Khemka V, Zhu R, et al. SOA improvement by a double RESURF LDMOS technique in a power IC technology. Proc IEEE IEDM, 2000:75.
  • 7Ochoa A, Sexton F W, Wrobel T K et al. Snap-back: a stable regenerative breakdown mode of MOS devices. IEEE Trans Nucl Sci, 1983, 30:4127.
  • 8Hower P, Lin J, Pendharka S, et al. A rugged LDMOS tbr LBC5 technology. Proc IEEE 1SPSD, 2005:327.
  • 9Chen X B. Lateral high-voltage semiconductor devices with ma- jorities of both types for conduction. U.S. Patent, 8 159 026, 2012.
  • 10Reggiani S, Baccarani G, Gnani E, et al. Explanation of the rugged LDMOS behavior by means of numerical analysis. IEEE Trans Electron Devices, 2009, 56( 11 ): 2811.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部