期刊文献+

A 0.1–1.5 GHz, low jitter, area efficient PLL in 55-nm CMOS process 被引量:1

A 0.1–1.5 GHz, low jitter, area efficient PLL in 55-nm CMOS process
原文传递
导出
摘要 A 0.1-1.5 GHz, 3.07 pS root mean squares (RMS)jitter, area efficient phase locked loop (PLL) with multiphase clock outputs is presented in this paper. The size of capacitor in the low pass filter (LPF) is significantly decreased by implementing a dual path charge pump (CP) technique in this PLL. Subject to specified power con- sumption, a novel optimization method is introduced to optimize the transistor size in the voltage control oscillator (VCO), CP and phase/frequency detector (PFD) in order to minimize clock jitter. This method could improve 3-6 dBc/Hz phase noise. The proposed PLL has been fabricated in 55 nm CMOS process with an integrated 16 pF metal-oxide-metal (MOM) capacitor, occupies 0.05 mm2 silicon area, the measured total power consumption is 2.8 mW @ 1.5 GHz and the phase noise is -102 dBc/Hz @ 1 MHz offset frequency. A 0.1-1.5 GHz, 3.07 pS root mean squares (RMS)jitter, area efficient phase locked loop (PLL) with multiphase clock outputs is presented in this paper. The size of capacitor in the low pass filter (LPF) is significantly decreased by implementing a dual path charge pump (CP) technique in this PLL. Subject to specified power con- sumption, a novel optimization method is introduced to optimize the transistor size in the voltage control oscillator (VCO), CP and phase/frequency detector (PFD) in order to minimize clock jitter. This method could improve 3-6 dBc/Hz phase noise. The proposed PLL has been fabricated in 55 nm CMOS process with an integrated 16 pF metal-oxide-metal (MOM) capacitor, occupies 0.05 mm2 silicon area, the measured total power consumption is 2.8 mW @ 1.5 GHz and the phase noise is -102 dBc/Hz @ 1 MHz offset frequency.
作者 钟波 朱樟明
出处 《Journal of Semiconductors》 EI CAS CSCD 2016年第5期90-96,共7页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.61234002,61322405,61306044,61376033) the National High-Tech Program of China(No.2013AA014103)
关键词 phase lock loop freqency synthesizer dual path charge pump CMOS phase lock loop freqency synthesizer dual path charge pump CMOS
  • 相关文献

参考文献25

  • 1Navid R, Chen E H, Hossain M, et al. A 40 Gb/s serial link transceiver in 28 nm CMOS technology. IEEE J Solid-State Cir- cuits, 2015, 50(4): 1.
  • 2Fujimori I. Evolution of multi-gigabit wireline transceivers in CMOS. Compd Semicond Integr Circuit Syrup, 2014:9 Gb A, Using S, Loop P, et al. A 8.125-15.625.
  • 3Gb/s SerDes us- ing a sub-sampling ring-oscillator phase-locked loop. Cust Integr Circuits Conf, 2014:8.
  • 4Cheng K H, Hung C L, Gong C S A, et al. A 0.9- to 8-GHz VCO with a differential active inductor for multistandard wire- line SerDes. IEEE Trans Circuits Syst II, 2014, 61(8): 559.
  • 5Qin Peng, Li Jinbo, Kang Jian, et al. Low noise frequency syn- thesizer with self-calibrated voltage controlled oscillator and ac- curate AFC algorithm. Journal of Semiconductors, 2014, 35(9): 095007.
  • 6Tang Lu, Wang Zhigong, Xue Hong, et al. A low-jitter RF PLL frequency synthesizer with high-speed mixed-signal down- scaling circuits. Journal of Semiconductors, 2010, 31 (5): 055008.
  • 7Zhang Hui, Yang Haigang, Wang Yu, et al. A 270-MHz to 1.5- GHz CMOS PLL clock generator with reconfigurable multi- functions for FPGA. Journal of Semiconductors, 2011, 32(4): 045010.
  • 8Meng X, Huang L, Chen L, et al. Area efficiency PLL design us- ing capacitance multiplication based on self-biased architecture. IEEE Int Symp Radio-Frequency Integr Technol, 2011: 193.
  • 9Lim P J. An area-efficient PLL architecture in 90-nm CMOS. IEEE Symposium on VLSI Circuits, 2005:48.
  • 10Park J, Liu J F, Carley L R, et al. A l-V, 1,4-2.5 GHz charge- pump-less PLL for a phase interpolator based CDR. Cust Integr Circuits Conf, 2007:281.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部