4“IEEE Standard Test Access Port and Boundary-Scan Architecture”,IEEE Standard 1149.1-2001,IEEE Standards Board,345 East 47th St.New York NY 10017,2001.
5San-Um W,Tachibana M.An On-Chip Analog Mixed-Signal Testing Compliant with IEEE 1149.4 Standard Using Fault Signature Characterization Technique[A].The 6th ECTI[C].2009,592-595.
6Hannu J,Moilanen M.Methods of Testing Discrete Semiconductors in the 1149.4 Environment[J].Electron Test,2007,23:581-592.
7IEEE Std 1149.1-2001.IEEE Standard Test Access Port and Boundary Scan Architecture[S].IEEE Standard Board,2001.
8IEEE Std 1149.4.IEEE Standard For Mixed-Signal Test Bus[S].IEEE Standard Board,2000.
