期刊文献+

无片上电容的负载瞬态响应增强型LDO 被引量:2

A Capacitor-Less Low Drop-Out Regulator with Transient Response Enhancement Circuit
下载PDF
导出
摘要 提出了一种无片上电容的低压差线性稳压器(LDO),通过增加转换速率增强电路,对LDO输出电压的变化进行探测,从而对误差放大器偏置电流进行补偿,达到改善负载瞬态响应的目的。该LDO基于0.18μm CMOS工艺设计,输出电压为1.2V,最大负载电流为100mA。仿真和测试结果表明,该LDO的瞬态负载响应改善明显,具有较好的低功耗特性,在保证电路稳定性的前提下,大大减小了芯片的面积。 A capacitor-less low drop-out regulator(LDO) was proposed, which could detect the output voltage movement of LDO by adding a slew rate enhancement circuit. In this way, the bias current of the error amplifier could be compensated, and the transient response could he improved a lot. The proposed LDO regulator was designed in the Global Foundry 0.18 μm standard CMOS process. The output voltage was 1.2 V, and the maximum load current was 100 mA. Simulation results showed that the transient response characteristics was greatly improved. It featured low power, stability, and small chip size.
出处 《微电子学》 CAS CSCD 北大核心 2016年第3期336-339,共4页 Microelectronics
基金 天津市科技支撑计划资助项目(10ZCKFGX03600)
关键词 无片上电容LDO 转换速率增强 低功耗 动态偏置 Capacitor-less LDO Slew rate enhancement Low power Dynamic biasing
  • 相关文献

参考文献6

  • 1PATEL A P, RINC6N-MORA G A. High power- supply-rejection ( PSR ) current-mode low-dropout (LDO) regulator [J]. IEEE Trans Circ & Syst II: Expr Briefs, 2010, 57(11): 868-873.
  • 2WANG X, WANG F, LI Z. The analysis of LDO and the stability of loop compensation [C] // Int Conf Elec Control Engineer. Wuhan, China. 2010: 4368- 4371.
  • 3熊立志,武岳山.一种低压CMOS LDO稳压电源电路[J].微电子学,2014,44(4):472-475. 被引量:5
  • 4李娅,石建刚.一种新颖的LDO限流保护电路[J].微电子学,2014,44(4):476-478. 被引量:2
  • 5YANG H C, HUANG H H, CHEN C L, et al. Current feedback compensation (CFC) technique for adaptively adjusting the phase margin in capacitor-free LDO regulators I-C] // MWSCAS. Knoxville, TN, USA. 2008: 5-8.
  • 6LEPKOWSKI W, WILK S J, KIM S, et al. A capacitor-free LDO using a FD Si-MESFET pass transistor I-C] // MWSCAS. Cancun, Mexico. 2009: 953-956.

二级参考文献13

  • 1RAZAVIB.模拟CMOS集成电路设计[M].陈贵灿,程军,译.西安:西安交通大学出版社,2002:319-320.
  • 2ALLEN P E. CMOS analog circuit design [M]. Beijing: Publishing House of Electronics Industry, 2002: 153-157.
  • 3BAKER R J. CMOS: circuit design, layout, and simulation [M]. New York: IEEE Press, 1997: 477-479.
  • 4BAMBA H, SHIGA H, UMEZAWA A, et al. A CMOS bandgap reference circuit with sub 1 volt operation [J]. IEEE J Sol Sta Circ, 1999, 34(5): 670-675.
  • 5VITTOZ E, FELLRATH J. CMOS analog integrated circuits based on weak inversion operation [J]. IEEE J Sol Sta Circ, 1997, 12(3): 224-235.
  • 6ANNEMA A J. Low-power bandgap references featuring DTMOST's [J]. IEEE J Sol Sta Circ, 1999, 34(7): 949- 955.
  • 7MALCOVATI P, MALOBERTI F, FIOCCHI C, et al. Curvature compensated BiCMOS bandgap with 1-V supply voltage [J]. IEEE J Sol Sta Circ, 2001, 36(7): 1076- 1081.
  • 8DOYLE J, LEE Y J, KIM Y B, et al. A CMOS subbandgap reference circuit with 1-V power supply voltage [J]. IEEE J Sol Sta Circ, 2004, 39(1): 252-255.
  • 9LEUNG K N, MOK P K T. A capacitor-free CMOS low- dropout regulator with damping-factor-control frequency compensation [J]. IEEE J Sol Sta Circ, 2003, 38(10): 1691-1720.
  • 10KWOK K C, MOK P K T. Pole-zero tracking frequency compensation for low dropout regulator [C] // IEEE Int Symp Circ Syst. Scottsdale, AZ, USA. 2002: 735-738.

共引文献5

同被引文献5

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部