期刊文献+

一种基于体系结构模板的粗粒度可重构SoC设计方法

A coarse grain reconfigurable SoC design method based on architecture template
下载PDF
导出
摘要 针对传统的面向应用领域的多核SoC体系结构设计方法存在系统结构探索空间大、设计复杂度高等问题,提出了一种基于体系结构模板的粗粒度可重构SoC系统架构设计方法。该设计方法以体系结构设计为中心,体系结构模板可重用、参数可配置,从而缩小了体系结构设计探索空间,提高了体系结构设计效率,降低了应用程序编译器开发复杂性。最后,以密码处理领域为例,将模板参数实例化,构建了一个面向密码处理领域的多核可重构指令集处理器SoC系统(Multi-RISP SoC)。实验结果表明,MultiRISP SoC系统与几个典型可重构平台在性能上相当,但系统构建更为快速高效。 Since the traditional design methods of MPSoC have large design exploration space and high design complexity, we propose a coarse grain reconfigurable SoC design method based on architec- ture template. The architecture template can be reused, and its parameters can be configured, so the method can reduce the design exploration space, and improve the design efficiency and computational performance. The design templates are instantiated, and a cryptographic application-specific multi- reconfigurable instruction sets processor SoC(Multi-RISP SoC) is constructed. Experimental results show that the performance of the Multi-RISP SoC is equivalent to several typical reconfigurable plat- forms, but its system is more efficient.
出处 《计算机工程与科学》 CSCD 北大核心 2016年第6期1071-1077,共7页 Computer Engineering & Science
基金 国家863计划(2014AA01A704) 国家自然科学基金创新群体项目(61521003)
关键词 体系结构模板 多核SoC系统体系结构 粗粒度可重构SoC architecture template multi-core SoC system architecture coarse grain reconfigurable SoC
  • 相关文献

参考文献1

二级参考文献11

  • 1Baas B M. An approach to low power, high performance, fast fourier transform processor design [ D ]. Stanford University, 1999.
  • 2Guan X,Lin H,Fei Y S. Design of an application-specific instruction sot processor for high-throughput and scalable FFT [ C ]// IEEE International Symposium on Circuits and Systems, Taipei ,2009 : 2513 -2516.
  • 3Guan X, Fei Y S, Lin H. Hierarchical design of an application-specific instruction set processor for high-throughput and scalable FFT processing [ J ]. IEEE Transactions on VLSI Systems, 2012,20 (3) :551 - 563.
  • 4Bouwens F, Berekovic M,Kanstein A, et al. Architecture exploration of the ADRES coarse-grained reconfigurable array [J]. Springer Reconfigurable Computing : Architectures, Tools and Applications, 2007( 1 ) : 1 - 13.
  • 5Chakrapani L, Gyllenhaal J, Scott A, et al. Trimaran: an infrastructure for research in instruction-level parallelism [ J ]. Languages and Compilers for High Performance Computing, 2005 ( 1 ) :922 - 932.
  • 6Hassan H M, Mohammed F, Shalash A. Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine [ J ]. Journal on Embedded Systems,2012 ( 1 ) : 1 - 18.
  • 7Texas Instruments. TMS320C6713 floating-point digital signal processor[M]. Dallas :2005.
  • 8Jacobson A T, Truong D N, Baas B M. The design of a reconfigurable continuous-flow mixed-radix FFT processor[ C ]// IEEE Intemational Symposium on Circuits and Systems. Taipei, 2009 : 1133 - 1136.
  • 9Tang S N, Liao C H, Chang T Y. An area-and energy-etticient multimode FFr processor for WPAN/WLAN/WMAN systems [J]. IEEE Journal of Solid-State Circuits, 2012(7) : 1419 -1435.
  • 10Chen C M, Hung C C, Huang Y H. An energy-efficient partial FFT processor for the OFDMA communication system [J]. IEEE Trans. Circuits Syst. II: Express Briefs, 2010,57(2) :136 - 140.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部