期刊文献+

NBTI机制下运算放大器的性能退化分析及其可靠性设计

Analysis of Operational Amplifier Performance Degradation under NBTI Mechanisim and Its Reliable Design
下载PDF
导出
摘要 随着CMOS器件尺寸的不断缩小,集成电路设计阶段的可靠性问题变得愈加重要,NBTI效应作为重要的可靠性问题之一得到了大量的研究,并从电路级对其提出了改进。采用等效电路模型表征NBTI退化对模拟电路的影响,研究了两级运算放大器在NBTI效应影响下电路参数的退化,分析并确定了影响传统两级运算放大器性能的关键器件。在此基础上,对传统运放结构进行改进,引入反馈,使-3 d B带宽的退化量由27%降到了1%左右,从而减小NBTI退化对电路性能的影响。 With the scaling-down of CMOS device,reliability become increasingly significant in the stage of integrat-edcircuit design.NBTI effect has received lots of researches as one of the key reliability problems,and some improve-ment methods has been put forward from the circuit level.Afailure-equivalent model for NBTI degradation on the cir-cuit has been proposed.Degradation affected by NBTI of two-stage operational amplifierhas beenstudied,we analyze and identify the key components of the traditional two-stage operational amplifier. Based on this,the structure of the conventional operational amplifier is improved by the introduction of feedback. The degradation of-3 dB bandwidth is optimized from 27%to about 1%,thereby the NBTI effect on conventional operational amplifier is reduced.
出处 《电子器件》 CAS 北大核心 2016年第3期591-595,共5页 Chinese Journal of Electron Devices
基金 国家自然科学基金项目(61204038) 上海市自然科学基金项目(14ZR1412000)
关键词 模拟电路 可靠性 SPICE仿真 NBTI效应 可靠性设计 analog circuit reliability SPICE simulation NBTI effects reliable design
  • 相关文献

参考文献2

二级参考文献13

  • 1[1]K.O.Jeppson and C.M Svensson,Negative Bias Stress of MOS Devices at High Electric Fields and Degradation of MOS Devices,J.Appl.Phys.48(5):2004-2014,May,1977.
  • 2[2]S.Mahapatra,A Predictive Reliability Model for PMOS Bias Temperature Degradation,C IEDM02,p505.
  • 3[3]Chia lin chen,A New Finding on NBTI Lifetime Model and an Investigation on NBTI Degradation Characteristic for 1.2 μm Ultra Thin Oxide[C]//43rd International Reliability Physics Symposium,2005,p704.
  • 4[4]Souvik Mahapatra,On the Generation and Recovery of Interface Traps in Mosfets Subjected to NBTI,FN,and HCI stress,J.ED 2006,53(7):1583.
  • 5[5]S.Mahapatra,A New Observation of Enhanced Bias Temperature Instability in Thin Gate Oxide PMOSFET[C]//IEDM 03-337.
  • 6[6]J.C.Dyrc,J.Phys.Rev.Lett.58,p.792,1987.
  • 7[7]B.Kaczer,Disorder-Controlled-Kinetics Model for Negative Bias Temperature Instability and its Experimental Verification[C]//43rd Annual International Reliability Physics Symposium,2005,pp.381.
  • 8[8]V.Huard,A Thorough Investigation of MOSFETs NBTI degradation[J].Microelectronic Reliability,45,2005,83-98,the same theory with IEDM 03-337.
  • 9[9]S.Chakravarthi,A Comprehensive Framework for Predictive Modeling of Negative Bias Temperature Instability[C]//42nd Annual International Reliability Physics Symposium,2004,p273.
  • 10[10]Zhu,Mechanism of dynamic NBTI of PMOSFETs[J].2004irw final report,113.

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部