期刊文献+

基于Ansys的低电感叠层母排设计 被引量:1

Design of Low-Inductance Laminated Busbar based on Ansys
下载PDF
导出
摘要 针对功率开关关断过电压和EMI危害,本文从减小回路杂散电感出发,阐述了叠层母排在功率变换器中应用优势及数学模型。然后,基于电磁场理论,提出回路面积最小化无感母排设计原则,并进行H桥逆变器叠层母排结构设计。最后,Ansys有限元仿真结果表明了设计方法的合理性。 To the harm of power switch shut-off over-voltage and EMI, this paper introduces the advantages and mathematical model of laminated busbar applied in power converter, which can reduce circuit stray inductance. Then, based on electromagnetic field theory, design principles of a non-inductance busbar structure were proposed by minimizing loop area, and H-bridge inverter laminated bus structure was designed. Finally, the results of Ansys finite element simulation show that the rationality of design method.
作者 陈静
出处 《电气技术》 2016年第6期78-80,共3页 Electrical Engineering
关键词 叠层母排 低电感 过电压 H桥逆变器 EMI laminated busbar low inductance over-voltage H-bridge inverter EMI
  • 相关文献

参考文献4

  • 1白保东,陈晨,张士军,何惠明.隔爆一体式变频电机的层叠母线设计[J].沈阳工业大学学报,2010,32(1):1-5. 被引量:4
  • 2易荣,赵争鸣,袁立强.高压大容量变换器中母排的优化设计[J].电工技术学报,2008,23(8):94-100. 被引量:26
  • 3Caponet M C,Profumo F.Tenconi.Low stray inductance bus bar design and construction for good EMC performance in power electronic circuit[J].IEEE Transactions on Power Electronics,2002,17(2):225- 231.
  • 4Zhiqiang Wang,Guozhu Chen.Study on planar busbar regarding stray inductance minimization and oscill- ation supperesion for high power converter[J].IEEE Transactions on Power Electronics,2007,10:37-42.

二级参考文献16

  • 1赵争鸣,张海涛,袁立强,白华,杨志.基于IGCT的高压三电平变频器失效机理及保护策略[J].电工技术学报,2006,21(5):1-6. 被引量:43
  • 2赵争鸣,白华,袁立强.电力电子学中的脉冲功率瞬态过程及其序列[J].中国科学(E辑),2007,37(1):60-69. 被引量:18
  • 3马伟明.电力电子系统中的电磁兼容技术[M].武汉:武汉水利电力大学出版社,1999.
  • 4张燕宾.SPWM变频调速应用技术[M].北京:机械工业出版社,2006.
  • 5张冠生.电器理论基础[M].北京:机械工业出版社,1993.
  • 6Skibinski G L, Divan D M. Design methodology and modeling of low inductance planar bus structures[C]. European Conference on Power Electronics and Applications, England: Brighton, 1993, 3: 98-105.
  • 7Zare F, Ledwich G F. Reduced layer planar busbar for voltage source inverters[J]. IEEE Transactions on Power Electronics, 2002, 17(4): 508-516.
  • 8Caponet M C, Profumo F De, Doncker R W, et al. Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits[J]. IEEE Transactions on Power Electronics, 2002, 2(17): 225-231.
  • 9Teulings W, Schanen J L, Roudet J. MOSFET switching behavior under influence of PCB stray inductance[C]. Conf. Rec. IEEE Industry Applications Soc. Annu. Meeting, USA: San Diego, 1996: 1449- 1463.
  • 10Chen J Z, Yang L, Boroyevich D, et al. Modeling and measurements of parasitic parameters for integrated power electronics modules[C]. Proceeding of IEEE APEC, USA: California, 2004: 522-525.

共引文献27

同被引文献12

引证文献1

二级引证文献25

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部