1Payman ZarkeshHa, Meindi James D. Optimum on chip power distribution networks for gigascale integration [C]// Proceedings of the IEEE 2001 International Inter connect Technology Conference. Burlingame, CA, USA: IEEE,2001(6) : 125-127.
3Chen Hongyu, Wang Q, Mori M, et. al. Optimal Planning for Mesh--Based Power Distribution[C]// Proceedings of the ASP--DAC 2004. Asia and South Pacific Design Automtion Conference. N J, USA: IEEE, 2004 (1) :444--449.
4曾晓洋,郭小川.低功耗物理设计[D].北京:中国学位论文全文数据库,2007.
5Aguiar R L,Santos D M.Wide-area clock distribution usingcontrolled delay lines[C] //Proceedings of IEEE InternationalConference on Electronics,Circuits and Systems,1998,2.
6Kapoor A,Jayakumar N,Khatri S P.A novel clock distributionand dynamic de-skewing methodology[C] //.IEEE/ACMInternational Conference on Computer Aided Design,ICCAD,2004:626–631.
7Restle P J,McNamara T G,Webber D A,et al.A ClockDistribution Network for Microprocessors[J].IEEE Journal ofSolid-State Circuits,2001,36(5):792–799.
8McCredie B,Badar J,R.Bailey,et al.Simics:a full systemsimulation platform[J].Computer,2002,35(2):50-58.
9Xanthopoulos T,Bailey D W,Gangwar A K,et al.The designand analysis of the clock distribution network for a 1.2 GHzAlpha micropro-cessor[J].IEEE International Solid-StateCircuits Conference,2001 Digest of Techni-cal Papers ISSCC.2001:402–403.
10Tam S,Rusu S,Desai U N,et al.Clock generation and distribu-tion for the first IA-64 microprocessor[J].IEEE Journal of Solid-State Circuits,2000,35(11):1545.
