期刊文献+

多核共享缓存bank冲突分析及其延迟最小化 被引量:5

Analyzing Bank Access Conflict and Minimizing Bank Conflict Delay for Shared Cache in Multicore
下载PDF
导出
摘要 在硬实时多核系统中,共享资源冲突的问题为硬实时任务的最差情况下执行时间(WCET)分析带来了新挑战.虽然现有的共享缓存冲突分析技术在storage冲突方面已取得研究进展,但对于bank冲突而言,现有研究仍局限于通过界定bank冲突延迟上限来分析和处理bank冲突.该文通过优化核-bank映射关系来使硬实时多核系统中的bank冲突延迟最小化,即在对bank冲突延迟进行分析的基础上,首先通过优化核-bank之间的映射关系来消除bank冲突;若无法消除,则需要寻找能使bank冲突延迟最小化的核-bank映射关系解,并为此设计了一种基于多核总线请求时间序列的bank冲突延迟求解算法.最后,文中设计了能够对总线访问延迟进行消重的多核硬实时任务WCET估算方法.实验结果表明:文中所提的优化方法可消除这类bank冲突或使其延迟最小化,文中所提的WCET估算方法与现有估算方法相比可获得更精确的最差情况下执行时间(WCET). Inter-task interferences on the shared resources of hard real-time multicore systems bring a new challenge to WCET analysis. The inter-task interferences related to the shared cache are storage interference and bank access conflict. Up to now, storage interference has been solved well. In existing research, however, the treatment of bank access conflict is only confined to bounding upper-bound of the bank conflict delay suffered by one request. As changing the core- to-bank mapping can change the bank access conflict in a hard real-time multicore system using a bank partitioned shared cache, we optimize core-to-bank mapping to minimize bank conflict delay in this paper. We firstly optimize core-to-bank mapping to eliminate bank access conflict. If cannot eliminate the bank access conflict, we optimize core-t〇 -bank mapping to minimize bank conflict delay. To solve the optimization problem, we design an algorithm using the timing sequences of the bus requests to compute the bank conflict delay on one shared bank. We also design a method to estimate the WCETs of hard real-time tasks in multicore systems, which can reduce the time overlapping among the execution time in pipeline, bus access delay and the latency of memory system. Experimental results demonstrate that our approach of optimizing core-to-bank mapping can minimize bank conflict delay and our approaches to estimate WCET are more effective than existing approaches.
出处 《计算机学报》 EI CSCD 北大核心 2016年第9期1883-1899,共17页 Chinese Journal of Computers
基金 国家自然科学基金(61370062)资助~~
关键词 多核系统 硬实时任务 优化 核到bank映射 bank冲突延迟 最差情况下执行时间 multicore system hard real-time ta sk optimization core-to-bank mapping bank conflict delay worst-case execution time (WCET)
  • 相关文献

参考文献26

  • 1Thiele L, Wilhelm R. Design for timing predictability. RealTimeSystems, 2004,28(2-3) : 157-177.
  • 2Wilhelm R, Mitra T, Mueller F, Puaut I, et al. The worstcaseexecution-time problem : Overview of methods andsurvey of tools. ACM Transactions on Embedded ComputingSystems, 2008, 7(3) : 3 6: 1-36: 53.
  • 3Cullmann C , Ferdinand C , Gebhard G - Grund D, et al.Predictability considerations in the design of multi-coreembedded systems//Proceedings of the Embedded Real TimeSoftware and Systems. San Diego,U SA , 2010 : 36-42.
  • 4Zhang Wei, Yan Jun. Static timing analysis of shared cachesfor multicore processors. Journal of Computing Science andEngineering, 2 0 12,6(4) : 267-278.
  • 5Guan Nan, Stigge M- Yi Wang, Yu Ge. Cache-aware schedulingand analysis for multicores//Proceedings of the 7thACM International Conference on Embedded Software.Grenoble, France, 2009 : 245-254.
  • 6Ho R, Mai K W , Horowitz M A. The future of wires.Proceedings of the IEEE, 2001, 89(4) : 490-504.
  • 7Sylvester D, Keutzer K. Getting to the bottom of deepsubmicron II : A global wiring paradigm//Proceedings of the1999 International Symposium on Physical Design. Monterey,U SA, 1999: 193-200.
  • 8Kaseridis D- Stuecheli J- John L K. Bank-aware dynamiccache partitioning for multicore architectures//Proceedings ofthe International Conference on Parallel Processing. Vienna-Austra, 2009 : 18-25.
  • 9Paolieri M , Quinones E , Cazorla F J , et al. Hardwaresupport for WCET analysis of hard real-time multicoresystems//Proceedings of the 36th IEEE/ACM InternationalSymposium on Computer Architecture. Austin,Texas,U SA,2009: 57-68.
  • 10Yoon Man-Ki, Kim Jung-Eun, Sha Liu. Optimizing tunableWCET with shared resource allocation and arbitration in hardreal-time multicore systems//Proceedings of the 32nd IEEEReal-Time Systems Symposium. Vienna- Austra, 2011 :227-238.

同被引文献50

引证文献5

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部