期刊文献+

一种改进的跟踪接收机中数字AGC算法 被引量:4

An Improved Digital AGC Algorithm of Tracking Receiver
下载PDF
导出
摘要 在跟踪接收机中,如果接收机的增益保持不变,会导致信号太弱时信号丢失,而信号太强时产生阻塞。为了使跟踪接收机的增益跟随输入信号的强弱进行自动调节,利用自动增益控制(AGC)显得尤其重要。因此,文章利用指数与对数相结合的方式在传统的数字AGC算法的基础上进行改进,提出一种起控时间比较短,输出信号较好的算法。最后利用MATLAB对其进行了仿真。 If the gain of the tracking receiver is kept unchanged,the signal will be lost when it is too weak,and the receiver blocked when it is too strong. In order to make the tracking receiver automatically adjust the gain according to the input signal strength,automatic gain control( AGC) is especially important. Therefore,in this paper,a new algorithm combining indices and logarithms and on the foundation of traditional digital AGC algorithm is proposed,which can reduce the convergence time of the output signal. In the end,the performance of the new algorithm is simulated with MATLAB.
出处 《空间电子技术》 2016年第3期72-75,共4页 Space Electronic Technology
关键词 跟踪接收机 数字AGC MATLAB 算法 Tracking-receiver Digital AGC MATLAB Algorithm
  • 相关文献

参考文献4

二级参考文献24

  • 1毕无敌,张洪君.自动增益控制(AGC)电路特性研究[J].山东师范大学学报(自然科学版),1993,8(1):31-35. 被引量:4
  • 2徐成忠.AGC环路分析和设计考虑[J].电信技术研究,1994(9):1-7. 被引量:4
  • 3侯剑波.数字AGC电路设计[J].现代电子技术,2006,29(15):72-73. 被引量:13
  • 4杨佳,吴丹.数字AGC的设计与实现[J].无线电通信技术,2007,33(1):46-48. 被引量:7
  • 5Tian-Bo Deng, Wu-Sheng Lu.Discretization Free Method for Designing Variable Fractional Delay 2-D FIR Filters[A].2001 IEEE Third Workshop on Signal Processing Advances in Wireless Communications[C]. Taiwan:Taoyuan,20013.344~347.
  • 6B Brad. Basics of Designing a Digital Radio Receiver[EB/OL]. http://www.analog.com,2002-01-12/2002-12-10.
  • 7J John, M Robert, P Joseph. A Smart Software Radio:Concept Development and Demonstratration[J].IEEE Journal on Selected Areas in Communications,1999,17(4):631-645.
  • 8X H Huang, et al.A Unified Software Radio Architecture[A].2001 IEEE Third Workshop on Signal Processing Advances in Wireless Communications[C].Taiwan:Taoyuan,2001.330-333
  • 9Analog Device Inc.AD8369 data Sheet[EB/OL]. http://www.analog.com,2002-06-12/2002-09-10.
  • 10T Maru. A level linearizer in which higher bits are used to select upper and lower values for a level control signal and lower bits for interpolation[P].UK patent application,9913215.1,1999-07-06.

共引文献46

同被引文献28

引证文献4

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部