期刊文献+

3GHz低杂散锁相环中的低失配电荷泵 被引量:6

A Low Mismatch Charge Pump in 3 GHz Low Spur Phase-Locked Loop
下载PDF
导出
摘要 基于SMIC 40nm CMOS工艺,提出了一种改进型电荷泵电路。在传统电荷泵锁相环中,电荷泵存在较大的电流失配,导致锁相环产生参考杂散,使锁相环输出噪声性能恶化。设计的电荷泵电路在电流源处引入反馈,降低了电流失配。仿真结果表明,在供电电压为1.1V,电荷泵充放电电流为0.1mA,输出电压在0.3-0.7V范围变化时,电荷泵的电流失配率小于0.83%,锁相环的输出参考杂散为-65.5dBc。 An improved charge pump circuit was designed in SMIC 40 nm CMOS process.In conventional charge pump phase-locked loops(CPPLL),reference spur was generated due to the current mismatch of charge pump,and the output noise performance of PLL was decreased.In this design,a feedback circuit was added in current source to reduce the current mismatch.The results showed that the current mismatch of charge pump was less than 0.83%,the reference spurs was-65.5dBc in the output voltage range of 0.3-0.7Vwhen the supply voltage was 1.1Vand the charge pump current was 0.1mA.
出处 《微电子学》 CAS CSCD 北大核心 2016年第4期480-483,共4页 Microelectronics
基金 中国科学技术大学信息科学实验中心EDA平台对本设计的支持 联发科公司对中国科大学生和项目的支持
关键词 电荷泵 锁相环 电流失配 CMOS集成电路 Charge pump Phase-locked loop Current mismatch CMOS integrated circuit
  • 相关文献

参考文献5

二级参考文献22

  • 1Razavi B.射频微电子(影印版).北京:清华大学出版社,2003..
  • 2Gardner F M. Charge-pump phase-lock loop. 1EEE Trans Commun,1980,28(11):1849.
  • 3Vaucher C S. Architectures for RF frequency synthesizers. Kluwer Academic Publishers,2002.
  • 4Rhee W. Design of high-performance CMOS charge pumps in phase-locked loops. IEEE International Symposium on Circuits and Systems. 1999,2:545.
  • 5Balachandran G K, Allen P E. Switched-current circuits in digital CMOS technology with low charge-injection errors. IEEE J Solid-State Circuits,2002,37(10),1271.
  • 6Dai Liang, Harjani R. CMOS switched-op-amp-based sample and-hold circuits. IEEE J Solid-State Circuits, 2000,35 ( 1 ) : 109.
  • 7Lee J S,Jin W K,Choi D M. A wide range PLL for 64×speed CD-ROMS & 10 × speed DVD-ROMS. IEEE Trans Consumer Electron, 2000,46 (3) : 487.
  • 8Lee J S, Keel M S, Lim S, et al. Charge pump with perfect current matching characteristics in phase-locked loops. Electron Lett ,2000,36(23), 1907.
  • 9KUO Y F,WENG R M,LIU C Y.A fast locking PLL with phase error detector[C]//IEEE Conf Elec Dev Sol Sta Circ.Hong Kong,China.2005:423-426.
  • 10HUH H,KOOY,LEEK,etal.ACMOSdual-band fractional-n synthesizer with reference doubler and compensated charge pump[C]// IEEE Int Sol Sta Circ Corf.San Francisco,CA,USA.2004:100-101.

共引文献18

同被引文献15

引证文献6

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部