期刊文献+

实现流水存储及坏块处理的Flash控制器设计 被引量:3

Design of a NAND Flash controller with high-speed pipelining program and invalid block handle method
下载PDF
导出
摘要 实现了一种适用于航天设备的大容量存储方案。给出一个基于FPGA实现的Flash控制器设计,该控制器可以完成航天应用的大容量数据存取工作。其中存储操作中设计了流水编程机制,实现了叠装芯片内部的流水编程操作,大幅度提高系统的整体存储速率,实现了高速存储的目的。同时,提出了一种完备的坏块处理机制,可以屏蔽对已知坏块的使用,并且在新的坏块产生时确保存取操作正常执行,使得大容量存储系统的存储数据无误差、无丢失,读出正常有序的数据。经板级验证,该方案的整体可以实现的最高存储速率可达100 Mbps,坏块处理机制可保证数据的正确性、完整性和连续性。 A design about Solid State Recorder used in aerospace field is presented. A Flash controller based on FPGA is designed .The controller can finish regular recording work in aerospace field. In storage operation, a pipelining-programming method is presented. It is operated inside of the chip to improve the overall system storage speed, and it can achieve a high-speed storage purpose. A complete bad block handling mechanism is presented. It can shield using known bad blocks .And it ensures storage operation is executed and the data is correct and complete when new bad blocks occur. The result show that the maximum storage rate of the program can achieve up to 100 Mbps. The bad block handling mechanism can ensure accuracy, completeness and continuity of data.
出处 《电子设计工程》 2016年第16期50-53,共4页 Electronic Design Engineering
关键词 大容量 固态存储 NAND FLASH控制器 坏块处理 流水存储 FPGA应用 large capacity solid state recorder NAND flash controller invalid block handle pipelining program FPGA application
  • 相关文献

参考文献10

  • 1张胜勇,高世杰,吴志勇,田丽霞.基于FPGA的NAND Flash坏块处理方法[J].计算机工程,2010,36(6):239-240. 被引量:34
  • 2王立峰,胡善清,刘峰,龙腾.基于闪存的高速海量存储模块设计[J].计算机工程,2011,37(7):255-257. 被引量:15
  • 3NAND Flash Applications Design Guide. [EB/OL]. (2004-05-19).[2013-10-21].http://pdf1.alldatasheet.com/datasheet-pdf/view/85039/SAMSUNG/K9W4G08U1M.html.
  • 4Takeuchi K. Novel co-design of NAND Flash memory and high-speed solid-state drives[J]. VLSI circuit,2009,44(4): 1224-1227.
  • 5Nguyen Q,Yuknis W,Pursley S,et al. A high performance command and data handling system for NASA’s Lunar Reconnaissance Orbiter[C].// AIAA Space 2008 Conference & Exposition.Washington: AIAA 2008.
  • 6Shibata N,Maejima H,Isobe K,et al. 70nm 16Gb 16-Level-Cell NAND Flash Memory[J]. IEEE Journal of Solid-State Circuits,2008,43(4):929-937.
  • 7Takeuchi K. Novel co-design of NAND Flash memory and high-speed solid-state drives [J]. VLSI circuit,2009,44(4): 1224-1227.
  • 8邢开宇,曹晓曼,方火能.基于FPGA和NAND Flash的存储器ECC设计与实现[J].电子科技,2012,25(10):70-73. 被引量:15
  • 9潘立阳,朱钧.Flash存储器技术与发展[J].微电子学,2002,32(1):1-6. 被引量:29
  • 10Virtex-5 FPGA Configuration User Guide [EB/OL]. (2012-10-19)[2013-10-21] http://www.xilinx.com/support/documentation/user_guides/ug191.pdf.

二级参考文献31

  • 1韩茜,罗丰,吴顺君.高速大容量固态存储系统的设计[J].雷达科学与技术,2005,3(2):110-114. 被引量:28
  • 2Samsung Electronics. K9WAG08U1A Advanced Flash Memory DataSheet[Z]. 2005.
  • 3[6]Lucero E M, Challa N, Feilds J. A 16k-bit smart 5V-only EEPROM with redundancy [J]. IEEE J Sol Sta Circ,1983;18(10): 539-544.
  • 4[7]Van Houdt J.HIMOS - a high efficiency flash EEPROM cell for embedded memory applications [J]. IEEE Trans Electron Device, 1993;40(12):2255.
  • 5[8]Lenzlinger M, Snow E H. Fowler-Nordheim tunneling in thermally grown SiO2 [J].J Appl Phys,1969; 40: 278.
  • 6[9]Hisamune Y S. A high capacitive coupling ration (HiCR) cell for 3 V only 64 Mbit and future flash memories [A]. IEEE IEDM [C]. 1993.1922.
  • 7[10]Ohnakado T. Novel electron injection method using band-to-band tunneling induced hot electron (BBHE) for flash memory with a p-channel cell [A]. IEDM [C].1995. 279.
  • 8[11]Iwata Y. A high-density NAND EEPROM with block-page programming for microcomputer applications [J]. IEEE J Sol Sta Circ,1990;25(4): 417-424.
  • 9[12]Ajika B. A 5V only 16M bit flash EEPROM cell with a simple stacked gate structure [A]. IEDM [C].1990.115.
  • 10[13]Kobayashi S. Memory array architecture and decoding scheme for 3V-only sector erasable DINOR flash memory [J]. IEEE J Sol Sta Circ, 1994; 29(4): 454-460.

共引文献85

同被引文献24

引证文献3

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部