期刊文献+

50 MHz dual-mode buck DC–DC converter

50 MHz dual-mode buck DC–DC converter
原文传递
导出
摘要 A 50 MHz 1.8/0.9 V dual-mode buck DC-DC converter is proposed in this paper. A dual-mode control for high-frequency DC-DC converter is presented to enhance the conversion efficiency of light-load in this paper. A novel zero-crossing detector is proposed to shut down synchronous rectification transistor NMOS when the inductor crosses zero, which can decrease the power loss caused by reverse current and the trip point is adjusted by regulating IBIAS (BIAS current). A new logic control for pulse-skipping modulation loop is also presented in this paper, which has advantages of simple structure and low power loss. The proposed converter is realized in SMIC 0.18μm 1-poly 6-metal mixed signal CMOS process. With switching loss, conduction loss and reverse current related loss optimized, an efficiency of 57% is maintained at 10 mA, and a peak efficiency of 71% is measured at nominal operating conditions with a voltage conversion of 1.8 to 0.9 V. A 50 MHz 1.8/0.9 V dual-mode buck DC-DC converter is proposed in this paper. A dual-mode control for high-frequency DC-DC converter is presented to enhance the conversion efficiency of light-load in this paper. A novel zero-crossing detector is proposed to shut down synchronous rectification transistor NMOS when the inductor crosses zero, which can decrease the power loss caused by reverse current and the trip point is adjusted by regulating IBIAS (BIAS current). A new logic control for pulse-skipping modulation loop is also presented in this paper, which has advantages of simple structure and low power loss. The proposed converter is realized in SMIC 0.18μm 1-poly 6-metal mixed signal CMOS process. With switching loss, conduction loss and reverse current related loss optimized, an efficiency of 57% is maintained at 10 mA, and a peak efficiency of 71% is measured at nominal operating conditions with a voltage conversion of 1.8 to 0.9 V.
出处 《Journal of Semiconductors》 EI CAS CSCD 2016年第8期85-89,共5页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(Nos.61404043,61401137) the Key Laboratory of Infrared Imaging Material and Detectors,Shanghai Institute of Technical Physics,CAS(Nos.IIMDKFJJ-13-06,IIMDKFJJ-14-03) the Fundamental Research Funds for the Central University(No.2015HGZX0026)
关键词 dual-mode buck DC-DC converter zero-cross detection dual-mode buck DC-DC converter zero-cross detection
  • 相关文献

参考文献15

  • 1Li Yajun, Lai Xinquan, Ye Qiang, et al. High efficiency and low electromagnetic interference boost DC-DC converter.Journal of Semiconductors, 2014, 35(4): 045002 doi:10.1088/1674-4926/35/4/045002.
  • 2Wang Qing, Chen Ning, Xu Shen, et al. A novel trajectory prediction control for proximate time-optimal digital control DC-DC converters.Journal of Semiconductors, 2014, 35(9): 095010 doi:10.1088/1674-4926/35/9/095010.
  • 3Jiang Jinguang, Huang Fei, Xiong Zhihui. Adaptive switching frequency buck DC-DC converter with high-accuracy on-chip current sensor.Journal of Semiconductors, 2015, 36(5): 055005 doi:10.1088/1674-4926/36/5/055005.
  • 4He Anlin, Guo Gang, Shi Shuting, et al. Experimental research of heavy ion and proton induced single event effects for a Bi-CMOS technology DC/DC converter.Journal of Semiconductors, 2015, 36(11): 115010 doi:10.1088/1674-4926/36/11/115010.
  • 5Jiang Jinguang, Tan Gaojian, Zhang Zeyu, et al. A novel dimmable LED driver with soft-start and UVLO circuits.Journal of Semiconductors, 2015, 36(2): 025004 doi:10.1088/1674-4926/36/2/025004.
  • 6Ahn Y, Nam H, Roh J. A 50-MHz fully integrated low-swing buck converter using packaging inductors.IEEE Trans Power Electron, 2012, 27(10): 4347 doi:10.1109/TPEL.2012.2192136.
  • 7Huang C, Mok P K T. An 84.7% Efficiency 100-MHz package bondwire-based fully integrated buck converter with precise DCM operation and enhanced light-load efficiency.IEEE J Solid-State Circuits, 2013, 48(11): 2595 doi:10.1109/JSSC.2013.2274826.
  • 8Khatri H, Gudem P S, Larson L E. Integrated RF interference suppression filter design using bond-wire inductors.IEEE Trans Microwave Theory Tech, 2008, 56(5): 1024 doi:10.1109/TMTT.2008.921297.
  • 9Abedinpour S, Bakkaloglu B, Kiaei S. A 65MHz switching rate, two-stage interleaved synchronous buck converter with fully integrated output filter.2006 IEEE International Symposium on Circuits and Systems, 2006: 4.
  • 10Bathily M, Allard B, Hasbani F. A 200-MHz integrated buck converter with resonant gate drivers for an RF power amplifier.IEEE Trans Power Electron, 2012, 27(2): 610 doi:10.1109/TPEL.2011.2119380.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部