期刊文献+

基于贪心算法的3D-Mesh片上网络层间互联结构

Network on Chip Inter-layer Connection Structure for 3D-Mesh Based on Greedy Algorithm
下载PDF
导出
摘要 为改善3D-Mesh拓扑结构层间互联结构固定,难以应对网络流量变化的现状,提出一种基于贪心算法的自适应3D-Mesh层间互联结构。通过对网络参数进行实时测量,动态改变网络中硅通孔(TSV)的工作状态,使其自适应转变为最适合当前网络通信的路由器-TSV映射关系。实验结果表明,与全连接和部分连接3D-Mesh结构相比,该结构的网络资源分配更合理,且具有较高的网络吞吐量及较低的延时。 To improve the 3D-Mesh topology inter-layer structure which is hard to deal with network traffic changing, an adaptive inter-layer structure for 3D-Mesh based on greedy algorithm is proposed. It measures network parameters in real-time,dynamically changes Through Silicon Via (TSV) working conditions, and adaptively transforms the most appropriate router-TSV mappings for current network. Experimental results show that compared with full accessed and partially accessed 3D-Mesh, this inter-layer structure is more reasonable in allocation of network resources, and it improves throughput and reduces latency.
出处 《计算机工程》 CAS CSCD 北大核心 2016年第9期52-57,共6页 Computer Engineering
基金 国家"863"计划基金资助项目(2014AA01A704) 国家自然科学基金资助项目(61572520)
关键词 三维片上网络 层间互联 贪心算法 硅通孔 实时测量 3D Network on Chip (3D-NoC) inter-layer connection greedy algorithm Through Silicon Vias ( TSV ) real-time measurement
  • 相关文献

参考文献16

  • 1Viswanathan N, Paramasivam K, Somasundaram K. Exploring Hierarchical,Cluster Based 3D Topologies for 3D NoC ~ J ~. Procedia Engineering, 2012,30 ( 9 ) : 606- 615.
  • 2Chen Y, Hu Jianhao, Ling Xiang. A Novel 3D NoC Architecture Based on De Bruijn Graph[J]. Computers & Electrical Engineering,2012,38(3 ) :801-810.
  • 3Cong J, Wei Jie, Zhang Yan. A Thermal-driven Floorplanning Algorithm for 3D ICs [ C ~//Proceedings of IEEE/ACM International Conference on Computer- aided Design. Washington D. C., USA: IEEE Press, 2004:306-313.
  • 4Cong J,Zhang Yan. Thermal via Planning for 3-D ICsIC]// Proceedings of IEEE/ACM International Conference on Computer-aided Design. Washington D. C., USA: IEEE Press, 2005:745-752.
  • 5Goplen B, Sapatnekar S. Thermal via Placement in 3D ICs ~ C ]//Proceedings of 2005 International Symposium on Physical Design. New York, USA : ACM Press, 2005 : 167-174.
  • 6Kagami T, Matsutani H, Koibuchi M, et al. Headfirst Sliding Routing:A Time-based Routing Scheme for Bus- NoC Hybrid 3-D Architecture I C 1//Proceedings of the 7th IEEE/ACM International Symposium on Networks on Chip. Washington D. C., USA :IEEE Press, 2013:1-8.
  • 7Rahmani A M,Liljeberg P,Plosila J, et al. Developing a Power-efficient and Low-cost 3D NoC Using Smart GALS-based Vertical ChannelsE J]. Journal of Computer and System Sciences, 2013,79 ( 4 ) : 440-456.
  • 8Miller F,Wild T, Herkersdorf A. Virtualized and Fault- tolerant Inter-layer-links for 3 D-ICs [ J ]. Microprocessors and Microsystems ,2013,37 ( 8 ) :823-835.
  • 9谭海,何月顺,靳文兵,苏岩.V-Mesh:面向三维堆叠芯片的低时延低功耗片上网络结构[J].计算机学报,2014,37(10):2139-2152. 被引量:3
  • 10Miyakawa N. A 3D Prototyping Chip Based on a Wafer- level Stacking Technology ~ C ~//Proceedings of 2009 Asia and South Pacific Design Automation Conference. Washington D. C., USA : IEEE Press, 2009:416-420.

二级参考文献2

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部