期刊文献+

星载演化硬件电路的二阶段寻优演化算法研究与实现

Research and Implementation of Two Phase Optimization Evolution Algorithm for Satellite's Hardware Evolution Circuit
下载PDF
导出
摘要 针对星载电子系统硬件演化电路的应用需求,提出一种求解可重构资源替换问题的两阶段寻优演化算法.该算法将遗传算法与局部最优的启发式算法相结合,在任务运行时出现故障节点时,利用局部最优算法找到与工作节点距离最近的节点集合作为备选节点,并利用有约束条件的遗传方法,在集合中选择全局路径长度最短的最优节点来替换故障节点,该算法兼顾了局部通信和全局遍历的应用需求,又提高了求解效率.在搭建的测试环境中,对所提出的算法进行了验证,仿真结果表明两阶段寻优演化算法可以高效地寻找到最优替换节点. The two phase optimization evolution algorithm is proposed to solve the problem of reconfigurable resource replacement, which is applied to the hardware evolution of satellite electronic system. In this algorithm, the basic genetic algorithm and local optimi- zation algorithm are used to solve the problem of failure node selection when the hardware evolution chip is running. The local optimi- zation algorithm is used to find the idle nodes, which has the shortest distance between the work nodes, and the genetic algorithm with constraints is used to select the effective node. The HGA algorithm provides the efficiency of selection,in the real test environment, the proposed algorithm is verified. The simulation results show that the two phase optimization evolution algorithm can effectively find the optimal replacement node.
出处 《小型微型计算机系统》 CSCD 北大核心 2016年第10期2380-2384,共5页 Journal of Chinese Computer Systems
基金 国防科工局民用航天基金项目(2014537)资助 北京市自然基金项目(4312016)资助
关键词 星载电子系统 硬件演化 局部最优 遗传算法 satellite electronic system hardware evolution local optimal genetic algorithm
  • 相关文献

参考文献10

二级参考文献98

  • 1赵曙光,王宇平,杨万海,焦李成.基于多目标自适应遗传算法的逻辑电路门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406. 被引量:10
  • 2李川涛,娄建安,张之武,常小龙.基于Microblaze的组合电路在片进化设计[J].河北科技大学学报,2011,32(S1):127-131. 被引量:1
  • 3周博,王石记,邱卫东,彭澄廉.SHUM-UCOS:基于统一多任务模型可重构系统的实时操作系统[J].计算机学报,2006,29(2):208-218. 被引量:31
  • 4Estrin G, Bussel B, et al. Parallel processing in a restructurable computer system[J]. IEEE Trans. Elect Comput, 1963,12(5), 747-755.
  • 5Compton K. Hauek S. Reconfigurable computing, a survey of systems and software[J]. ACM Computing Surveys,2002, 34 (2):171-210.
  • 6Hauser J R, wawrzynek J. Garp: a MIPS processor with a reconfigurable coprocessor [C]. IEEE Symposium on Field-Programmable Custom Computing Machines, 1997, 12-21.
  • 7Dev C Chen, Jan M Rabaey. A reconfigurable muhiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths[J]. IEEE Journal of Solid-State Circuits, Dec. 1992,21 (12):1895-1904.
  • 8Ethen Mirsky, Andre DeHon. MATRIX:a reconfigurable computing architecture with configurable instruction distribution and deployable resources[C]. IEEE FCCM.' 96,1996,157-166.
  • 9Ebeling C. Rapid: a configurable architecture for compute-intentive applications [EB/OL]. http://www. cs. washington. edu/research/lis/rapid/overview. 2006.
  • 10Miyamori T, Olukotun K. A quantitative analysis of reconfigurable coprocessors for multimedia applications[C]. IEEE Symposium on Field-Programmable Custom Computing Machine, 1998,2-11.

共引文献252

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部