期刊文献+

一种改善器件性能的Halo工艺

Study of Halo Technology in Improving Device Performance
下载PDF
导出
摘要 短沟效应是MOS器件特征尺寸缩小面对的关键挑战之一。Halo结构能够有效抑制短沟效应,合理的Halo区掺杂分布可以改善小尺寸器件性能。在对Halo注入条件进行优化的过程中,不仅考虑了Halo注入倾角和注入能量对器件常温特性和高低温特性的影响,还考虑到工艺波动,比较了多晶条宽变化对器件参数的影响。为了增加不同条件的可比性,以室温下的饱和电流作为基准,通过调节注入剂量,使不同Halo注入条件在室温下的饱和电流都相等。结果表明,对于130 nm多晶栅长,注入倾角60°,注入能量100 Ke V时器件特性有最好的温度稳定性和工艺容宽。 Short-Channel Effect(SCE) has long been deemed as one of the critical challenges facedin scaling down MOS devices. Halo structure effectively restrains SCE and improves the performance of small-size devices. During Halo implantation, tilt and energy impact on temperature property and process fluctuation, and POLY CD variety are considered. The paper compares various Halo implantation conditions with equal saturation current at room temperature. The experiment result shows that the best implant condition is 60°tilt and 100 Ke V energy for 130 nm POLY CD, under which devices have the best temperature stability and process tolerance.
出处 《电子与封装》 2016年第9期35-39,共5页 Electronics & Packaging
关键词 HALO 短沟效应 离子注入 掺杂分布 多晶条宽 Halo short channel effect ion implantation doping distribution POLY CD
  • 相关文献

参考文献4

二级参考文献28

  • 1[1]Arora N.MOSFET models for VLSI circuit simulation theoryand practice.Springer-Verlag,1993
  • 2[2]Yeh W K,Chou J W.Optimum Halo structure for sub-0.1μmCMOSFETs.IEEE Trans Electron Devices,2001,48(10):2357
  • 3[3]Wakabayashi H,Ueki M,et al.Sub-50-nm physical gatelength CMOS technology and beyond using steep halo.IEEE Trans Electron Devices,2002,49(1):89
  • 4[4]Wakabayashi H,Ueki M,et al.45-nm gate length CMOStechnology and beyond using steep Halo.IEDM,2000:49
  • 5[5]Yu Bin,Wang Haihong,et al.50nm gate-length CMOS tran-sistorwith super-Halo:design,process,and reliability.IEDM,1999:653
  • 6甘学温 黄如 刘晓彦.纳米CMOS器件[M].北 京:科学出版社,2004..
  • 7Yu B,Wann C H J,Nowak E D,et al.Short-channel effect improved by lateral channel-engineering in deepsubmicrometer MOSFETs[J].IEEE Trans on Electron Devices,1997; 44 (4):627-634.
  • 8To Kun H,Woo Jason C S.High performance sub-0.1 μm SOI polysilicon spacer gate MOSFETs using large angle tilted implant for drain engineering[C].IEEE International SOI Conference,1999:94.
  • 9Vancaillie L,Kilchytska V,Levacq D,et al.Influence of HALO implantation on analog performance and comparison between bulk,partially-depleted and fully -depleted MOSFETs[C].IEEE International SOI Conference,2002:161-162.
  • 10Yeh Kenn S Y,Chiang M C,Tsai C J,et al.Optimization of high tilt pocket implant process for improving deep sub-micro PMOS device sensitivity[C].Ion Implantation Technology Proceedings of the 14th International Conference,2002:13-16.

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部