期刊文献+

IR压降实时多点检测的两种方法

Two Methods for Real-Time and Multi-Spots IR Drop Detection
下载PDF
导出
摘要 介绍了游标时数转换器(TDC)和循环时数转换器这两种用于实时多点检测电源网络IR压降的方案。游标TDC方案采用精调粗调结合的思想,在继承传统时数转换器方案高精度、单周期响应优点的基础上,对面积进行了优化。循环TDC方案采用倍频的思想,在继承单周期响应的环振(RO)方案小面积优点的基础上,对精度进行了优化。电路分别基于SMIC 28 nm高介电常数金属栅(HKMG)工艺进行仿真。仿真结果表明,与TDC方案相比,游标TDC方案在维持13.5 m V/bit高精度和单周期响应优点的同时,面积仅为163.75μm^2,减小了29%;而与同为单周期响应的环振方案相比,循环TDC方案维持92.25μm^2小面积优点的同时,精度达到40.5 m V/bit,提高了54%。 Two methods,vernier time-to-digital converter TDC and ring TDC,which are used for real-time multi-spots IR drop detection of the power network were presented. Combining of coarse and fine adjustment,vernier TDC inherited traditional TDC method's advantages of high precision and single clock cycle response time,and its area was optimized. Using the thought of frequency multiplication,ring TDC inherited single clock cycle responding ring oscillator( RO) method's advantage of small area,and its precision was optimized. Circuits were simulated according to SMIC 28 nm HKMG process. The simulation results show that compared with TDC method,vernier TDC method keeps its advantages of high precision with 13. 5 mV / bit and single clock cycle response time. Besides, the area is only163. 75 μm^2which is reduced by 29%. Compared with single clock cycle responding ring oscillator method,ring TDC keeps its advantages of small area with 92. 25 μm^2,and the precision of ring TDC is40. 5 mV / bit which is enhanced by 54%.
作者 沈越明 薛晓勇 林殷茵 Shen Yueming Xue Xiaoyong Lin Yinyin(State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China)
出处 《半导体技术》 CAS CSCD 北大核心 2016年第10期784-788,共5页 Semiconductor Technology
关键词 IR压降 环振(RO) 时数转换器 游标时数转换器 循环时数转换器 IR drop ring oscillator(RO) time-to-digital converter(TDC) vernier TDC ring TDC
  • 相关文献

参考文献9

  • 1DRAKE A J, FLOYD M S, WILLAMAN R L, et al. Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor [ C] //Proceedings of IEEE International Symposium on Low Power Electronics and Design. Beijing, China, 2013: 193-198.
  • 2BOWMAN K A, TOKUNAGA C, KARNIKT, et al. A 22 nm all-digital dynamically adaptive clock distribution for supply voltage droop tolerance [ J]. IEEE Journal of Solid-State Circuits, 2013, 48 (4): 907-916.
  • 3GRENAT A, PANT S, RACHALA R, et al. 5.6 adap- tive clocking system for improved power efficiency in a 28 nm x86-64 microprocessor [ C ] // Proceedings of IEEE International Solid-State Circuits Conference. San Francisco, USA, 2014: 106-107.
  • 4BOWMAN K, RAINA S, BRIDGES T, et al. 8.5 A 16 nm auto-calibrating dynamically adaptive clock distribu- tion for maximizing supply-voltage-droop tolerance across a wide operating range [ C] //Proceedings of Solid-State Circuits Conference. San Francisco, USA, 2015: 1-3.
  • 5NISHIZAWA S, ONODERA H. A ring oscillator with calibration circuit for on-chip measurement of static IR- drop [ J ]. IEEE Transactions on Semiconductor Manu- facturing, 2013, 26 (3): 306-313.
  • 6NITHIN S K, SHANMUGAM G, CHANDRASEKAR S.Dynamic voltage (IR) drop analysis and design closure: issues and challenges [ C ] //I Proceedings of Quality Electronic Design International Symposium on (ISQED). San Jose, USA, 2010: 611-617.
  • 7CHEN S H, L1N J Y. Experiences of low power design implementation and verification [ C ] //Proceedings of Design Automation Conference Asia and South Pacific (ASPDAC). Seoul, Korea, 2008: 742-747.
  • 8WU T Y, GHARAHI S, ABRAHAM J A. An area effi- cient on-chip static IR drop detector/evaluator [ C ]// Proceedings of IEEE International Symposium on Circuits and Systems. Taipei, China, 2009: 2009-2012.
  • 9DRAKE A, SENGER R, DEOGUN It, ted critical-path timing monitor tbr a 65 tional Solid-State [ C ]//Proceedings Circuits Conference, et al. A dislribu- nm high-lwrfbrm- of IEEE Interna- San Fram'iseo.USA, 2007: 398-399.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部