期刊文献+

基于需求的三级映射管理的闪存转换层算法 被引量:1

Three-level mapping management flash translation layer algorithm based on demands
下载PDF
导出
摘要 使用NAND Flash作为存储介质的存储设备常需要闪存转换层(FTL)对NAND进行管理.页映射是一种常见的映射方式,但需要很大的内存存放页映射表.针对该问题,提出了基于需求的三级映射管理的闪存转换层算法(TFTL).映射表保存在NAND闪存块中,减轻SRAM的压力,采用页置换法把需求的映射表搬移到SRAM中.由TFTL算法与Page mapping FTL、FAST、DFTL的对比分析可知:NAND闪存块擦除次数均衡性较好,系统响应时间和系统响应时间的标准差与Page mapping FTL等算法差异小. Flash translation layer(FTL) is always needed when NAND Flash is used in a memory device. Page level transla-tion is the most popular, but needs a large RAM to store mapping table. A three-level mapping management FTL based on the requirement (TFTL) is presented. The mapping tables stored in the NAND block to relieve pressure for SRAM and the page displacement method is used to move the mapping table in NAND block to SRAM. Com-pared with Page mapping FTL, DFTL and FAST, TFTL has a better performance on the NAND wear leveling. The system response time, and the standard deviation of system response time of TFTL have little difference with those of Page mapping FTL.
作者 韩晓军 王举利 张南 高会娟 HAN Xiao-jun WANG Ju-li ZHANG Nan GAO Hui-juan(School of Electronics and Information Engineering,Tianjin Polytechnic University,Tianjin 300387, China Beijing Zhaoyi Innovation Science and Technology Co Ltd(GigaDevice),Beijing 100083, China)
出处 《天津工业大学学报》 CAS 北大核心 2016年第5期66-71,共6页 Journal of Tiangong University
基金 国家自然科学基金资助项目(61405144)
关键词 三级映射管理 NAND闪存 闪存转换层 地址映射 垃圾回收 磨损均衡 three-level mapping management NAND flash flash translation layer(FTL) address mapping garbage col-lection wear leveling
  • 相关文献

参考文献5

二级参考文献33

  • 1LEE S W,PARK D J,CHUNG T S,et al.A log buffer-based flash translation Iayer using fully-associative sector translation.[J/OL] //Transactions on Embedded Computing Systems,2007,6(3).[2010-01-09].http://portal.acm.org/citation.cfm?id1275986.1275990.
  • 2LEE S,SHIN D,KIM Y J,et al.Last:localityaware sector translation for NAND flash memorybased storage systems[J].SIGOPS Oper Syst Rev,2008,42(6):36-42.
  • 3BIRRELL A,ISARD M,THACKER C,et al.A design for high-performance flash disks[J].SIGOPS Oper Syst Rev,2007,41(2):88-93.
  • 4CHANG Lipin,KUO Teiwei An adaptive stripping architecture for flash memory storage systems of embedded systems[C] //Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium.Piscataway,NJ,USA:IEEE,2002:187-196.
  • 5AGRAWAL N,PRABHAKARAN V,WOBBER T,et al.Design tradeoffs for SSD performance[C] //Proceedings of the 2008 USENIX Technical Conference.Berkeley,USA:USENIX,2008:57-70.
  • 6DIRIK C,JACOB B The performance of PC solidstate disks(SSDs)as a function of bandwidth,concurrency,device architecture,and system organization[C] //Proceedings of ISCA'09.New York,USA:ACM,2009:279-289.
  • 7CHEN Feng,DAVID A K,ZHANG Xiaodong.Understanding intrinsic characteristics and system implications of flash memory based solid state drives[C] //Proceedings of 2009 ACM SIGMETRICS conference on Measurement and Modeling of computer systems.New York,USA:ACM,2009:181-192.
  • 8GAL E,TOLEDO S.Algorithms and data structures for flash memories[J].ACM Computing Survey,2005,37(2):138-163.
  • 9GUPTA A,KIM Y,URGAONKAR B DFTL:a flash translation layer employing demand-based selective caching of page-level address mappings[C] //Proceedings of ASPLOS'09.New York,USA:ACM,2009:229-240.
  • 10KIM J,KIM J M,NOH S H,et al.A space-efficient flash translation layer for CompactFlash systems[J].IEEE Transactions on Consumer Electronics,2002,48(2):366-375.

共引文献17

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部