期刊文献+

基于RTD可编程逻辑门的数字电路3层网络综合算法 被引量:1

Three-layers network synthesis algorithm of digital circuits based on RTD programmable logic gates
下载PDF
导出
摘要 随着集成电路的不断发展,CMOS器件的工艺逐渐达到其物理设计极限,研究新器件和新设计方法成为集成电路继续发展的必经之路.阈值逻辑门因具有强大的逻辑功能而备受关注,共振隧穿二极管(RTD)因其负阻特性在设计阈值逻辑门时更具优势.由于阈值逻辑门与二进制神经元模型有相似之处,因此可用神经网络模型实现逻辑函数,从而为电路设计提供新的思路.对基于RTD可编程逻辑门的3层网络算法中的隐层综合算法进行了改进,提出采用汉明距离最大优先覆盖的方法对真向量进行覆盖,从而提高了真向量的覆盖效率,减少了隐层函数个数,并采用真假向量标记的方法简化了隐层综合算法.提出的算法比原隐层综合算法简单,进一步简化了基于RTD可编程逻辑门实现n变量函数的电路. With the development of integrated circuit ,the CMOS technology will face some fundamental physical lim‐ittations .The new devices and new design methods thus become very important to the further development of inte‐grated circuit industry .Threshold logic gate has been paid too much attention because of its powerful logic function , and the resonant tunneling diode (RTD) appears to be more suitable for designing the threshold logic gate because of its negative resistance characteristics .As the threshold logic gate and binary neuron model have similar structure , neural network model can be used to implement the logic functions ,leading to a new idea for circuit design .In this paper ,we improve the hidden layer algorithm of three layers network algorithm based on the RTD programmable logic gate ,and propose a method which adopts the biggest distance of Hamming distance in preference to cover the true vector .Our method can improve the coverage efficiency of the true vector ,and reduce the number of the hidden layer function .Meanwhile ,we use the mark of true vector and false vector to simplify the algorithm .Compared to the original algorithm ,the proposed algorithm is concise ,and can simplify the circuit of the RTD programmable log‐ic gate to implement the n variable function .
出处 《浙江大学学报(理学版)》 CAS CSCD 北大核心 2016年第5期567-572,579,共7页 Journal of Zhejiang University(Science Edition)
基金 国家自然科学基金资助项目(61271124 61471314) 浙江省自然科学基金资助项目(LY15F010011)
关键词 阈值逻辑门 RTD可编程逻辑门 综合算法 threshold logic gate RTD programmable logic gate synthesis algorithm
  • 相关文献

参考文献2

二级参考文献22

  • 1潘张鑫,马汝星,陈偕雄.三变量通用阈值逻辑门的设计[J].浙江大学学报(理学版),2005,32(1):42-44. 被引量:5
  • 2杭国强.基于多值逻辑方法的二值神经元MOS电路设计技术[J].Journal of Semiconductors,2006,27(7):1316-1320. 被引量:1
  • 3Pettenghi H, Avedillo M J, and Quintana J M. Using multi-threshold threshold gates in RTD-based logic design: a case study [J]. MicroelectTvnics Journal, 2008, 39(2): 241-247.
  • 4Beiu V, Quintana J M, and Avedillo M J. VLSI implementations of threshold logic -- a comprehensive survey [J]. IEEE Transactions on Neural Networks, 2003, 14(5): 1217-1243.
  • 5Zheng Y X and Huang C. Complete logic functionality of reconfigurable RTD circuit elements [J]. IEEE Transactions on Nanotechnology, 2009, 8(5): 631-642.
  • 6Mirhoseini S M, Sharifi M J, and Bahrepour D. New RTD-based general threshold gate topologies and application to three-input XOR logic gates [J]. Journal of Electrical and Computer Engineering, 2010, 35(1): 1-4.
  • 7Likharev K K. Hybrid CMOS/nanoelectronic circuits: opportunities and challenges [J]. Journal of Nanoelectronics and OptoeIectronics, 2008, 3(3): 203-230.
  • 8Lee J, Choi S, and Yang K. A new low-power RTD-based 4:1 multiplexer IC using an InP RTD/HBT MMIC technology [C]. 2010 International Conference on Indium Phosphide & Related Materials, Kagawa, Japan, May 31-June 4, 2010: 1-3.
  • 9Zhang R, Gupta P, and Zhong L, et al.. Threshold network synthesis and optimization and its application to nanotechnologies [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(1): 107-118.
  • 10Bawiec M A and Nikodem M. Boolean logic function synthesis for generalised threshold gate circuit [C]. Proceedings of the 46th Design Automation Conference, San Praneiseo, USA, July 26-31, 2009: 83-86.

共引文献3

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部