期刊文献+

基于TDS系统的超大型测试向量生成技术研究 被引量:3

Research of Ultra-large Size Test Vector Generation Based on TDS System
下载PDF
导出
摘要 超大型测试向量生成技术是数字电路芯片测试中的难点,对芯片测试效率和产品良率都有较大影响。介绍一种基于TDS向量生成系统的超大型测试向量生成技术。阐述了TDS向量生成系统的体系结构,以某超大型测试向量的生成过程为例,介绍该系统使用模块化方式生成超大型测试向量的方法,并对具体生成方案进行分析,使用裁剪、压缩等多种优化手段完成测试向量生成,保证测试向量的简洁和准确。生成后的向量可以成功载入目标测试系统,极大节省了测试系统资源。通过该方法,实现了超大型测试向量的高效生成,极大地减小了测试向量的体积,提高了工程量产测试效率。 The generation technology of the ultra - large size test vector is a difficult point in the test of digital circuit chip, which has a great influence on the test efficiency and the yield. In this paper, an ultra - large size test vector generation technique based on TDS system is introduced. It describes the structure of test vector generation system, takes the generation process of an ultra - large size test vector as an example, introduces the method of generating an ultra - large size test vector with system modularization, and carries on the analysis to the main module. Using cutting, compression and other methods of optimization to complete the test vector generation, ensure that the generated test vector is simple and accurate. Through this method, we can achieve high efficiently conversion of the ultra - large size test vector, which greatly reduces the size of the test vector and improves the efficiency of mass production test.
出处 《微处理机》 2016年第5期17-20,24,共5页 Microprocessors
关键词 芯片测试系统 系统架构 向量生成 优化 压缩 模块化 Chip Testing System System Architecture Vector Generation Optimization Compress Modularization
  • 相关文献

参考文献6

二级参考文献27

  • 1韩银和,李晓维.测试数据压缩和测试功耗协同优化技术[J].计算机辅助设计与图形学学报,2005,17(6):1307-1311. 被引量:15
  • 2白玉媛,杨士元,王红.数字电路自动测试生成实用化软件[J].计算机应用研究,2006,23(1):174-176. 被引量:4
  • 3赵雪莲,杨新涛,李坤.一种CPU测试程序的开发方法与实现[J].国外电子测量技术,2006,25(2):37-41. 被引量:5
  • 4于文忠,牛道恒,杨士元.时序电路测试向量的压缩[J].微计算机信息,2006(07S):172-174. 被引量:5
  • 5Quasem M S, Gupta S. Designing reeonfigurable multiple scan ehains for systems-on-chip[C] //Proceedings of the 22nd IEEE VLSI Test Symposium, Napa Valley, 2004:365-371.
  • 6Han Y H, Hu Y, Li X W, etal. Wrapper scan chains design for rapid and low power testing of embedded cores [J]. IEICE Transactions on Information and Systems, 2005, E88-D(9): 2126-2134.
  • 7Niermann T, Patel J H. HITEC: a test generation package for sequential circuits [C] //Proceedings of European Conference on Design Automation, Amsterdam, 1991:214- 218.
  • 8Shintani M, Ohara T, Ichihara H, et al. A Huffman-based coding with efficient test application[C]//Proceedings of IEEE Asia and South Pacific Design Automation Conference, Shanghai, 2005:75-78.
  • 9S.M.THatte,J.A.Abraham.Test Generation for Microprocessors[J].IEEE TRANSACTIONS ON COMPUTERS,19850,C-29(6).
  • 10K.K.Saluja,Li Shen,S.Y.H.Su.A Simplifed Algorithm for Testing Microprocessors[J].IEEE International Test Conference,1983.

共引文献32

同被引文献10

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部