期刊文献+

基于IEEE1149.1至IEEE1149.7转换器的研究与实现 被引量:1

Research on the Converter from IEEE1149.1 to IEEE1149.7
下载PDF
导出
摘要 IEEE1149.7标准相对于IEEE1149.1标准新增了很多测试与调试的功能,解决了现今复杂度高的芯片和系统无法测试的问题.在深入地研究IEEE1149.1和IEEE1149.7两种标准的基础上,利用自上而下的设计方法完成了由IEEE1149.1信号变为IEEE1149.7信号转换器的设计,在QuartusⅡ平台中通过Verilog语言实现,将设计应用在FPGA中,并用QuartusⅡ中嵌入式逻辑分析仪SignalTapⅡ采集FPGA的输出信号.输出结果表明所设计的方案可以将IEEE1149.1信号转化为IEEE1149.7信号,可用于IEEE1149.7的待测系统进行测试与调试. IEEE1149. 7 standard with respect to the IEEE1149. 1 standard added a lot of testing and debugging features, to solve the problem of high complexity of today's chips and systems can't be tested. In-depth research foundation IEEEl149. 1 and IEEEl149. 7 two standards on the use of top-down design method to complete the conversion by the IEEEl149. 1 IEEEl149.7 converter design in Quartus Ⅱ platform by Verilog language the design in FPGA, and SignalTap Ⅱ embedded logic analyzer capture FPGA output signal in Quartus Ⅱ. The output results show that the design of the program can transform IEEEl149. 1 signal into IEEEl149. 7 signal that can be used IEEEl149. 7 test system for testing and debugging.
出处 《微电子学与计算机》 CSCD 北大核心 2016年第11期133-136,141,共5页 Microelectronics & Computer
基金 广西自动检测技术与仪器重点实验室基金项目(YQ15101)
关键词 IEEE1149.7 转移器 测试与调试 IEEE1149.7 converter testing and debugging
  • 相关文献

参考文献4

二级参考文献15

  • 1IEEE Std 1149.7. IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary- Scan Architecture [S]. IEEE Standard Board, 2009.
  • 2IEEE Std 1149.1-2001. IEEE Standard Test Access Port and Boundary-Scan Architecture [S]. IEEE Standard Board, 2001.
  • 3雷加,黄文君.基于IEEE1149.7边界扫描技术的研究[D].桂林:桂林电子科技大学,2011.
  • 4陈光 潘中良.可测性设计技术[M].北京:电子工业出版社,1997..
  • 5Test Technology Standards Committee of IEEE Computer Society.IEEE Standard Test Access Port and Boundary Scan Architecture. IEEE Std 1149.1-2001 . 2001
  • 6LEY A W.Doing more with less-an IEEE 1149.7 emb-edded tutorial:standard for reduced-pin and enhanced-functionality test access port and boundary-scan architec-ture[].International Test conference.2009
  • 7IEEE Std 1149. 7. IEEE Standard for Reduce&Pin and Enhance&Functionality Test Access Port and Bounda- ry-Scan Architecture[S]. America: IEEE, 2009.
  • 8Francisco R. Femandes. Gatewaying IEEE 1149. 1 and IEEE 1149. 7 Test Access Ports[C]//2012 IEEE 18th In- ternational On-Line Testing Symposiura Washington DC USA: IEEE,2012: 136-138.
  • 9Stephen Lau. IEEE 1149. 7 expands JTAG functional- ity[J]. Evaluation Engineering, 2009(7):44-49.
  • 10Stephen Lau.在SoC调试中重塑JTAG的作用[J].电子设计应用,2009(2):26-26. 被引量:7

共引文献17

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部