期刊文献+

A two-dimensional simulation method for investigating charge transport behavior in 3-D charge trapping memory 被引量:1

A two-dimensional simulation method for investigating charge transport behavior in 3-D charge trapping memory
原文传递
导出
摘要 This work presents a self-consistent two-dimensional(2-D) simulation method with unified physical models for different operation regimes of charge trapping memory. The simulation carefully takes into consideration the tunneling process, charge trapping/de-trapping mechanisms, and 2-D drift-diffusion transport within the storage layer. A string of three memory cells has been simulated and evaluated for different gate stack compositions and temperatures. The simulator is able to describe the charge transport behavior along bitline and tunneling directions under different operations. Good agreement has been made with experimental data,which hence validates the implemented physical models and altogether confirms the simulation as a valuable tool for evaluating the characteristics of three-dimensional NAND flash memory. This work presents a self-consistent two-dimensional(2-D) simulation method with unified physical models for different operation regimes of charge trapping memory. The simulation carefully takes into consideration the tunneling process, charge trapping/de-trapping mechanisms, and 2-D drift-diffusion transport within the storage layer. A string of three memory cells has been simulated and evaluated for different gate stack compositions and temperatures. The simulator is able to describe the charge transport behavior along bitline and tunneling directions under different operations. Good agreement has been made with experimental data,which hence validates the implemented physical models and altogether confirms the simulation as a valuable tool for evaluating the characteristics of three-dimensional NAND flash memory.
出处 《Science China Earth Sciences》 SCIE EI CAS CSCD 2016年第12期188-197,共10页 中国科学(地球科学英文版)
基金 supported by National Natural Science Foundation of China (Grant No. 91230107) National Basic Research Program of China (973) (Grant No. 2013CBA01604) National High Technology Research and Development Program of China (863) (Grant No. 2015AA016501)
关键词 charge trapping memory semiconductor device modeling 2-D charge transport 3-D NAND flash device modeling and simulation Flash存储器 模拟方法 传输行为 电荷 二维 俘获 三维 操作制度
  • 相关文献

参考文献1

二级参考文献69

  • 1Sakotsubo Y, Terai M, Kotsuji S, et al. A new approach for improving operating margin of unipolar ReRAM. In: VLSI Symposia on Technology, session 8-2, 2010. 87-88.
  • 2Baek I G, Lee M S, Seo S, et al. Highly sealable non-volatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses. In: International Electron Device Meeting (IEDM), session 23-6, 2004. 587-590.
  • 3Lee H Y, Chen P S, Wu T Y, et al. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM. In: International Electron Device Meeting (IEDM), session 12-3, 2008. 297-300.
  • 4Ho C H, Lai E K, Lee M D, et al. A highly reliable self-aligned graded oxide WOx resistance memory: conduction mechanisms and reliability. In: VLSI Symposia on Technology, session 12B-2, 2007. 228-229.
  • 5Chien W C, Chen Y C, Lal E K, et al. Unipolar switching behaviors of RTO WOx RRAM. IEEE Electr Device Lett, 2010, 31:126-128.
  • 6Chen Y C, Chien W C, Lin Y Y, et al. Cu-based and WOx-based resistive switching memories (ReRAMs) for embedded and stand-alone applications. In: International Conference on Solid-State and Integrated-Circuit Technology, 2010. invited.
  • 7Chien W C, Chen Y C, Lee F M, et al. A novel Ni/WOX/W ReRAM with excellent retention and low switching current. In: 2010 International Conference on Solid State Devices and Materials (SSDM), 2010. 1104-1105.
  • 8Lai E K, Chien W C, Chen Y C, et al. Tungsten oxide resistive memory using rapid thermal oxidation of tungsten plugs. Japan J Appl Phys, 2010, 49:04DD17-04DD17-4.
  • 9Chien W C, Chen Y C, Lai E K, et al. High-speed multilevel esistive RAM using RTO WOx. In: 2009 International Conference on Solid State Devices and Materials (SSDM), session G-7-3, 2009. 1206-1207.
  • 10Lee M J, Lee C B, Kim S, et al. Stack friendly all-oxide 3D RRAM using GaInZnO peripheral TFT realized over glass substrates. In: International Electron Device Meeting (IEDM), session 4.4, 2008. 85-88.

共引文献2

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部