期刊文献+

跨平台系统虚拟机的二进制翻译优化

Binary translation optimization on cross-platform system virtual machine
下载PDF
导出
摘要 在跨平台系统虚拟机原型ARCH-BRIDGE的基础上,提出了一种基本块级的动态二进制翻译优化方法,通过两阶段翻译、基于虚拟寄存器的优化翻译及延迟机器状态提交等技术,可在不采用中间表示及确保精确异常的情况下,有效去除二进制翻译所引入的冗余。测试表明,优化后的ARCH-BRIDGE在翻译开销明显优于QEMU的同时,翻译块尺寸和翻译冗余得到了大幅降低,并且SPEC CPU2006、NBENCH及OS引导的性能均得到了显著提升。 The paper provides a block-level optimization method for dynamic binary translation, based on a prototype of cross-platform system virtual machine named ARCH-BRIDGE. By using techniques such as two-phase translation, global register allocation and delayed machine state commit, the method can effectively remove the redundancies introduced by dynamic binary translation, while avoiding intermediate presentation and keeping precise exception. Evaluation demon-strates that, the optimized ARCH-BRIDGE has much smaller translation overhead than QEMU, the sizes of translation block and translation redundancies are greatly decreased, and all the performances of SPEC CPU2006, NBENCH and OS booting get remarkable speedup.
出处 《计算机工程与应用》 CSCD 北大核心 2016年第23期42-49,共8页 Computer Engineering and Applications
关键词 跨平台系统虚拟机 内存虚拟化 动态二进制翻译 软件透明移植 申威处理器 memory virtualization dynamic binary translation software transparent porting SW processor
  • 相关文献

参考文献2

二级参考文献13

  • 1E. R. Altman, D. Kaeli, Y. Sheffer. Welcome to the opportunities of binary translation. IEEE Computer, 2000, 33 (3): 40~45.
  • 2M. Srinivasan. Method and apparatus for emulating status flag.USA, US Patent 5774694, 1998.
  • 3R.J. Hookway, M. A. Herdeg. Digital FX! 32: Combining emulation and binary translation. Digital Technical Journal, 1977,9(1): 3~12.
  • 4P. Hohensee, M. Myszewski, D. Reese. WABI CPU emulation.Hot Chips Ⅷ, Palo Alto, CA, 1996.
  • 5C. Cifuentes, M. Van Emmerik. UQBT: Adaptable binary translation at low cost. IEEE Computer, 2000, 33(3): 60~66.
  • 6A. Klaiber. The technology behind Crusoe processor. Transmeta Corporation, Tech Rep, 2000.
  • 7243190 Intel Architecture Software Developer's Manual,Volume 1: Basic Architecture. Santa Clara: Intel Corporation,1999.
  • 8243191 Intel Architecture Software Developer's Manual,Volume 2: Instruction Set Reference. Santa Clara: Intel Corporation, 1999.
  • 994039-7311 MIPS R4000 Microprocessor User's Manual (Second edition). Mountain View: MIPS Technologies Inc, 1994.
  • 10A.V. Aho, R. Sethi, J. D. Ullman. Compilers: Principles,Techniques, and Tools. Beijing: Post & Telecommunications Press, 2001.

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部