期刊文献+

BWDSP10x上地址和数据谓词执行的编译优化

Compilation Optimization of Address and Data Predicated Execution on BWDSP10x
下载PDF
导出
摘要 传统的谓词优化技术是在冯·诺伊曼体系结构计算机上实施的,仅对数据流进行优化,并没有考虑哈佛体系结构下指令和数据分开的情况.BWDSP10x是指令和数据分开的哈佛体系结构,它支持超长指令字,不仅提供了对数据谓词执行的支持也提供了对地址谓词执行的支持.特此提出了一种在区域上对两种谓词模式优化支持的方法,在进行两种比较之前,通过判断比较操作的两个操作数类型来分别实施两种模式的谓词优化,使得对地址的比较不用传输到通用寄存器中.实验结果表明该优化方法能显著地节省CPU的时间和带宽,大大减少了分支指令,使程序性能提高了28.4%. The traditional predicate optimization technique is based on the Von Neumann architecture, which considers the data flow optimization only. However, BWDSP10 x is based on the Harvard architecture, which data and instructions are physically separated. It provides VLIW and supports not only data predicated execution but also address predicated execution. Hence, we present an optimization method for the two predicated execution technology based on the region. In this method, types of the two operands of comparison operation will be identified before the two kinds of operations are executed, and when addresses are compared, the two operands don’t need to transfer to general registers. Experimental result shows that the optimization method can highly reduce the time and bandwidth of CPU, and reduce large numbers of branch instructions. The performance of programs tested is increased by 28.4 percent after the optimization.
出处 《计算机系统应用》 2016年第12期92-99,共8页 Computer Systems & Applications
基金 "核高基"重大专项(2012ZX01034-00-001)
关键词 地址谓词执行 数据谓词执行 区域 编译优化 address predicated execution data predicated execution region compilation optimization
  • 相关文献

参考文献3

二级参考文献39

  • 1袁崇义.Petri网原理[M].北京:电子工业出版社,1997..
  • 2Hennessy J L, Patterson D A. Computer architecture: A Quantitative Approach[M]. 2nd ed. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 1996.
  • 3Yeh T Y, Patt Y N. Two-level Adaptive Training Branch Prediction[C]//Proc. of the 24th Annual Int. Symp. on Microarchitecture. Albuquerque, USA: [s. n.], 1991: 51-61.
  • 4Yeh T Y, Patt Y N. Alternative Implementations of Two-level Adaptive Branch Prediction[C]//Proc. of the 19th Int. Symp on Computer Architecture. Queensland, Australia: [s. n.], 1992: 124- 134.
  • 5McFaring S M. Combining Branch Predictors[R]. Digital Western Research Laboratory, Tech.Rep.:TN-36, 1993.
  • 6Jimenez A D, Improved Latency and Accuracy for Neural branch prediction[J]. ACM Transaction on Computer System, 2005, 23(2): 197-218.
  • 7GCC online documents. available at http:∥www. gnu. org/
  • 8Wilson R P, et al. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers, ACM SIGPLAN Notices, 1994, 29(10): 31~37
  • 9Zephyr online documents. available at http:∥www. cs. virginia. edu/zephyr/
  • 10Trimaran online documents. available at http:∥www. trimaran.org/

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部