期刊文献+

协同缓解PBTI和HCI老化效应的输入重排方法

Co-mitigating PBTI and HCI induced circuit aging by input reordering
下载PDF
导出
摘要 文章考虑了晶体管堆叠效应对串联晶体管的信号占空比和开关概率的影响,提出了一种更精确的正偏置温度不稳定性(positive bias temperature instability,PBTI)和热载流子注入(hot carrier injection,HCI)效应的老化模型,并引入综合考虑信号占空比和开关概率的W值,根据W值的大小对输入信号重排序,以减小PBTI和HCI效应引起的电路老化。结果表明:与Hspice仿真结果相比,原有模型的平均误差为3.9%,而文中所提模型的平均误差能减小到1.4%;利用W值排序法进行晶体管输入信号重排序,逻辑门的寿命平均提高11.7%。 In this paper, a brand new aging model of positive bias temperature instability(PBTI) and hot carrier injection(HCI) effect is proposed considering the stacking effect of transistors on the input signal probability and the switching activity of transistors in series. Then a W-value considering the input signal probability and the switching activity is defined and the W-value based input reordering approach is presented to co-mitigate PBTI and HCI induced circuit aging. The experimental results show that compared to the actual value -simulated by Hspiee, the average error of the previous model is 3. 9%, while the error of the proposed model can be reduced to 1.4% on average. The lifetime of logic gates can increase by 11.7% on average by using the proposed input reordering method.
出处 《合肥工业大学学报(自然科学版)》 CAS CSCD 北大核心 2016年第12期1655-1660,共6页 Journal of Hefei University of Technology:Natural Science
基金 国家自然科学基金资助项目(61371025 61474036 61274036)
关键词 晶体管老化 正偏置温度不稳定性(嗍) 热载流子注入(HCI)效应 堆叠效应 占空比 开关概率 transistor aging positive bias temperature instability(PBTI) hot carrier injection(HCI)effect stacking effect input signal probability switching activity
  • 相关文献

参考文献1

二级参考文献18

  • 1PAUL B C, KANG K, KUFLUOGLU H, et al. Impact of NBTI on the temporal performance degradation of dig- ital circuits [J]. IEEE Electron Device Letters, 2005, 26(8) : 560-562.
  • 2ABELLA J, VERA X, GONZALEZ A. Penelope : The NBTI-aware processor [ C ]. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Micro- architecture , Chicago, USA, 2007: 85-96.
  • 3BHARDWAJ S, WANG W, VAT13KONDA R, et al. Predictive modeling of the NBTI effect for reliable de- sign[ C]. IEEE 2006 Custom Intergrated Circuits Con- ference , 2006 : 189-192.
  • 4WANG W, REDDY V, KRISHNAN A T, et at. Com- pact modeling and simulation of circuit reliability for 65 nm CMOS technology [ J]. IEEE Transactions On De-" vice And Materials Reliability, 2007, 7(4) : 509-517.
  • 5WANG Y, LUO H, HE K, et al. Temperature-aware NBTI modeling and the impact of input vector control on performance degradation [ C ]. Proceedings of Design, Automation, and Test in Europe , Washington D C , USA, 2007: 546-551.
  • 6JIN S, HAN Y, ZHANG L, et al. M-IVC: using multi- ple input vector to minimize aging-induced delay [ C ]. Asian Test Symposium , 2009 : 19-24.
  • 7WANG Y, CHEN X, WANG W, et al. On the efficacy of input vector control to mitigate nbti effects and leak- age power [C]. Proc. ISQED, 2009 :19-26.
  • 8YUAN L, QU G. Enhanced leakage reduction tech- nique by gate replacement [ C ]. Proc. 42nd Des. Au- tom. Conf. , 2005: 47-50.
  • 9CHENG L, CHEN D, WONG M D. A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction [ C ]. Proc. 43rd ACM/ IEEE Des. Autom. Conf. , 2006 : 17-20.
  • 10YUAN L, QU G. A combined gate replacement and in- put vector control approach for leakage current reduction [J ]. IEEE Transactions on Very Large Scale Integr (VLSI) Syst., 2006, 14(2) : 173-182.

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部