期刊文献+

基于工艺参数扰动的IC参数成品率多目标优化算法

A Multi-objective Optimization Framework for Robust IC Parametric Yield Predication Under Process Variations
下载PDF
导出
摘要 在芯片制造工艺中,参数扰动影响了集成电路(Integrated Circuit,IC)成品率,使不同参数成品率间存在着此消彼长的相互制约关系,而目前IC参数成品率优化算法却主要局限于单一优化目标问题.本文提出一种基于工艺参数扰动的参数成品率多目标优化算法.该算法针对漏电功耗成品率及芯片时延成品率,首先构建具有随机相关性的漏电功耗及芯片时延统计模型;随后根据其相互制约特性建立基于切比雪夫仿射理论的参数成品率多目标优化模型;最后利用自适应加权求和得到分布均匀的帕雷托优化解.实验结果表明,该算法对于具有不同测试单元的实验电路均可求得大约30个分布均匀的帕雷托优化解,不仅能够有效权衡多个优化目标间的相互制约关系,还可以使传统加权求和优化方法在帕雷托曲线变化率较小之处得到优化解. Process variations lead to a significant degradation of IC parametric yield, and they also tend to cause a nega- tive correlation between different parametric yields. However, previous yield optimization works are limited to deal with single objective problem. To deal with the above-mentioned limitation,this paper proposes a multi-objective optimization framework for co-optimization of power and timing yields under process variations. The proposed method starts with establishing explicit statistical models for power and timing metrics respectively. Then considering the negative correlation between the metrics, we employ Chebyshev affine arithmetic to f.0rmulat,e a multi-objective optimization model,optimize power and timing yields sim- ultaneously by adaptive weighted sum method, and provide a well-distributed set of Pareto-optimal solutions. Experimental re- suits demonstrate that the proposed method explores about 30 well-distributed solutions for each benchmark circuit with differ- ent test units. In addition,it can not only balance the restricted correlation between multiple optimization objectives,but make the traditional weighted sum method to get optima.1 soluti.qns qn the P areto curve where change rate is small.
出处 《电子学报》 EI CAS CSCD 北大核心 2016年第12期2960-2966,共7页 Acta Electronica Sinica
关键词 可制造性设计 参数成品率 统计建模 多目标优化 帕累托最优 design for manufacturability parametric yield statistical modeling multi-objective optimization Pareto op- timality
  • 相关文献

参考文献3

二级参考文献37

  • 1郝跃,荆明娥,马佩军.VLSI集成电路参数成品率及优化研究进展[J].电子学报,2003,31(z1):1971-1974. 被引量:8
  • 2张瑛,Janet M Wang,肖亮,吴慧中.工艺参数随机扰动下的传输线建模与分析新方法[J].电子学报,2005,33(11):1959-1964. 被引量:14
  • 3赵天绪,段旭朝,郝跃.基于制造成品率模型的集成电路早期可靠性估计[J].电子学报,2005,33(11):1965-1968. 被引量:6
  • 4Agarwal K, Sylvester D, et al. Modeling and analysis of crosstalk noise in coupled RLC interconnects[J]. IEEE Transactions on Computer Aided Design,2006,25(5):892-901.
  • 5Banerjee K, Mehrotra A. Analysis of on-chip inductance effects for distributed RLC interconnects [ J ]. IEEE Transactions on Computer Aided Design, 2002,21 ( 8 ) : 904 - 915.
  • 6Jun Chen, Lei He. A decoupling method for analysis of coupled RLC interconnects[ A ]. International Great Lakes Symposium on VLSI[ C] .New York: ACM,2002.41 -46.
  • 7Ajami A H, Banerjee K, et al. Modeling and analysis of non-uniform substrate temperature effects on global ULSI interconnects[J]. IEEE Transactions on Computer Aided Design,2005, 24(6) :894 - 861.
  • 8Qinwei Xu,Mazumder P,et al.Modeling of non-uniform interconnects by using differential quadrature method[ A]. The 14th International Conference on VLSI Design [ C ]. India: IEEE Computer Society, 2001. 327 - 332.
  • 9Janet Wang,Praveen Ghanta,et al. Stochastic analysis of interconnect performance in the presence of process variations[ A]. International Conference on Computer Aided Design[ C]. California: IEEE/ACM, 2004. 880 - 886.
  • 10Ghanta P, Vmdhula S, et al. Stochastic power grid analysis considering process variations[A]. Design,Automation and Test in Europe[ C]. Germany: IEEE Computer Society,2005.2 - 9.

共引文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部