期刊文献+

一种基于仲裁器的键合前硅通孔测试方法 被引量:1

A Method of Prebond TSV Test Based on Arbiter
下载PDF
导出
摘要 硅通孔(TSV)故障严重降低了三维集成电路的良率和可靠性。为了在制造流程中尽早精确地排除TSV故障,提出了一种基于仲裁器的键合前TSV测试方法。由于高电平信号通过故障TSV的延迟时间小于无故障TSV,比较被测TSV与无故障TSV的延迟时间,即可判断被测TSV是否存在故障,比较结果由仲裁器给出。依次将被测TSV的延迟时间与不同的延迟时间相比,可对其延迟进行区间定位,实现TSV故障分级。实验结果表明,该方案能够检测出开路电阻大于281Ω的电阻开路故障、泄漏电阻小于223 MΩ的泄漏故障,有效解决了两种TSV故障共存的检测问题。与现有同类方法相比,该方法提高了测试精度,增加了可检测故障范围,并且可以进行故障分级。 Faults in TSV decrease the yield and reliability of 3D-ICs. To screen out these faults early and precisely in the manufacturing flow, a prebond TSV test method using arbiter was proposed. The high level signal delay of faulty TSV was shorter than the fault-free TSV' s. So the delay of TSV under test was compared with fault- free TSV' s. The faulty TSV was detected and the test results were given by the arbiter. Furthermore, by comparing the delay of TSV under test with different equivalent delays, the delay of TSV was mapped into preset intervals and the TSV fault was graded. The results showed that the method could detect not only the resistive open faults with an equivalent open resistance more than 281 Ω and but also the leakage faults with an equivalent leakage resistance less than 223 MΩ. Both the faults could be detected. The proposed method expanded the scope of fault detection, which had achieved higher precision and fault gradation compared with the previous works.
作者 刘永 李黄祺 黄正峰 常郝 LIU Yong LI Huangqi HUANG Zhengfeng CHANG Hao(School of Electronic Science & Applied Physics, Hefei University of Technology, Hefei 230009, P. R. China Depart. of Comput. Sci. and Technol., Anhui Univ. of Finance and Economics, Bengbu, Anhui 233030, P. R. China)
出处 《微电子学》 CAS CSCD 北大核心 2016年第6期863-868,共6页 Microelectronics
基金 国家自然科学基金资助项目(62174036 61574052)
关键词 三维集成电路 硅通孔 键合前测试 测试精度 故障分级 3D-IC Through-silicon via Prebond test Test precision Fault gradation
  • 相关文献

参考文献2

二级参考文献37

  • 1王伟,韩银和,胡瑜,李晓维,张佑生.SoC测试中低成本、低功耗的芯核包装方法[J].计算机辅助设计与图形学学报,2006,18(9):1397-1402. 被引量:4
  • 2Black B,Nelson D W,Webb C,et al.3D Processing technology and its impact on iA32 microprocessors//IEEE International Conference on Computer Design(ICCD).San Jose,2004:316-318.
  • 3Puttaswamy K,Loh G H.3D-integrated SRAM components for high-performance microprocessors.IEEE Transactions on Computers,2009,58(10):1369-1381.
  • 4Tsai Y F,Xie Y,Vijaykrishnan N,et al.Three-dimensional cache design exploration using 3DCacti//IEEE International Conf on Computer Design.San Jose,2005:519-524.
  • 5Lee H H S,Chakrabarty K.Test challenges for 3D integrated circuits.IEEE Design & Test of Computers,2009,26(5):26-35.
  • 6Marinissen E J.Challenges in testing TSV-based 3D stacked ICs:test flows,test contents,and test access//IEEE Asia Pacific Conference on Circuits and Systems(APCCAS).Kuala Lumpur,2010:544-547.
  • 7Tsai M,Klooz A,Leonard A,et al.Through silicon via(TSV)defect/pinhole self test circuit for 3D-IC//IEEE Int'l Conf 3D System Integration Conference.San Francisco,2009:1-8.
  • 8Chen P Y,Wu C W,Kwai D M.On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding//IEEE VLSI Test Symp.Santa Cruz,2010:263-268.
  • 9Wu C W,Kwai D M.On-chip TSV testing for 3D IC before bonding using sense amplification//Asian Test Symposium(ATS).Taichung,2009:450-455.
  • 10Marinissen E J,Verbree J,Konijnenburg M.A structured and scalable test access architecture for TSV-based 3D stacked ICs//IEEE VLSI Test Syrup.Santa Cruz,2010:269-274.

共引文献6

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部