期刊文献+

基于T1040的VxWorks中断亲和力研究

Research on VxWorks Interrupt Affinity Based on T1040
下载PDF
导出
摘要 通过研究VxWorks中断亲和力,提出一种以均衡中断负载为目标的中断动态路由方法,提高多核处理器T1040系统的中断响应实时性。从硬件上分析T1040特有的多核可编程中断控制器的结构特点,再从软件上分析VxWorks内核下中断亲和力的实现方法,表明可利用中断亲和力实现多核环境下中断的静态路由和动态路由,并提出了一种基于负载均衡的中断动态路由方法。实验结果验证该方法可以有效地均衡多核处理器的中断负载,缩短中断响应时间,从而提高系统的实时性。 The VxWorks interrupt affinity is studied, and an interrupt dynamic routing method is proposed based on load balancing for improving the interrupt response rate of the multi-core processor, T1040. Analysis is made to the architecture of the multi-core programmable interrupt controller of T1040 and its working principle. And then, research is carried out on how to implement interrupt affinity in VxWorks kernel of SMP architecture based on the controller. It shows that the interrupt can be bound to specific processors to obtain the best execution performance by static and dynamic routing under multi-core environment. And an interrupt dynamic routing method is proposed based on interrupt load balancing. The experimental results on the T1040 hardware platform indicate that: The method is effective for balancing the routing interrupts across multiple cores, makes full use of processor resources and improves timeliness of system.
作者 李世锐 温永强 高海峰 齐亚磊 LI Shi-rui WEN Yong-qiang GAO Hai-feng QI Ya-lei(Science and Technology on Electro-Optic Control Laboratory, Luoyang 471000, China 3. Luoyang Institute of Electro-Optic Equipment, AVIC, Luoyang 471000, Chin 2. Military Representative Office of PLA in No. 613 Institute, Luoyang 471000, China)
出处 《电光与控制》 北大核心 2017年第1期91-95,共5页 Electronics Optics & Control
基金 国家自然科学基金(61273075)
关键词 多核可编程中断控制器 航空综合核心处理器 T1040 Vxworks中断亲和力 中断路由 nmlti-core programmable interrupt controller airborne integrated core processor T1040 VxWorks interrupt affinity interrupt routing
  • 相关文献

参考文献5

二级参考文献78

  • 1郁发新.常用嵌入式实时操作系统比较分析[J].计算机应用,2006,26(4):761-764. 被引量:19
  • 2Zhong Y, Orlovich M, Shen X, et al. Array regrouping and structure splitting using whole-program reference affinity. In: Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation, 2004. 255-266.
  • 3Zhao P, Cui S, Gao Y, et al. Forma: A framework for safe automatic array reshaping. ACM Trans Frogr Lang Syst, 2007, 30: article 2.
  • 4Petrank E, Rawitz D. The hardness of cache conscious data placement. In: Proceedings of the 29th ACM SIGPLANSI- GACT Symposium on Principles of Programming Languages, 2002. 101-112.
  • 5Open64 compiler, http://www.open64.net.
  • 6Hundt R, Mannarswamy S, Chakrabarti D R. Practical structure layout optimization and advice. In: Fourth IEEE/ACM International Symposium on Code Generation and Optimization (CGO 2006), 2006. 233-244.
  • 7SPEC CPU 2000 Benchmark Suite. http://www.spec.org.
  • 8SPEC CPU 2006 Benchmark Suite. http://www.spec.org.
  • 9Rogers A, Carlisle M C, Reppy J H, et al. Supporting dynamic data structures on distributed-memory machines. ACM Trans Progr Lang Syst, 1995, 17:233-263.
  • 10Truong D N, Bodin F, Seznec A. Improving cache behavior of dynamically allocated data structures. In: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, 1998. 322-329.

共引文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部