期刊文献+

基于相同数据位的SoC测试数据压缩方法

A STUDY ON THE TEST DATA COMPRESSION METHODS OF SYSTEM-ON-CHIP(SOC) BASED ON THE SAME TEST DATA BITS
下载PDF
导出
摘要 随着VLSI技术的不断发展,集成电路所需的测试数据量也在不断增加,给测试带来了一系列问题,对自动测试设备(ATE)的存储容量提出了挑战,有限的带宽延长了测试数据传输时间。为此,提出了一种针对相同数据位的测试数据压缩及解压算法。数据位为全0或全1的数据块,编码压缩为仅为两位的控制位和编码位,与同类经典方案相比,实验表明该方案有效提高了测试数据压缩率,平均压缩率达到63.58%,且编码算法简单。 With the continuous development of very large scale integration(VLSI), the amount of test data required by integrated circuits is increasing, which causes a series of problems to test, and brings great challenges to the storage capacity of automatic test equipment(ATE). The limited bandwidth of ATE lengthens the transmission time of test data. Therefore, a new algorithm of test data compression/decompression is proposed based on the same bits of test data. For the data block whose data bits are all 1 or 0, the code is compressed into only two-bit control bit and two-bit encoding bit. Compared with the other classical ways, the experimental results shows that this way effectively improved the compression ratio whose average ratio increases by 63.58%, and the encoding algorithm is simpler.
作者 黄贵林
机构地区 巢湖学院
出处 《巢湖学院学报》 2016年第6期15-19,共5页 Journal of Chaohu University
基金 巢湖学院校级科研资助项目(项目编号:XLY-201409) 安徽省省级教学研究项目(项目编号:2014jyxm331) 安徽省省级特色专业计算机科学与技术省级特色专业(项目编号:2013tszy020) 安徽省高校省级教学团队(项目编号:2016jxtd083)
关键词 数据块 测试数据 压缩 无关位 Data block Test data Compression Independent bit
  • 相关文献

参考文献4

二级参考文献41

  • 1KHOCHE A, RIVOIR J. I/O bandwidth bottleneck for test :Is it real[ C ]. IEEE TRP International Test Conference, 2000:2.3-1-2.3-6.
  • 2CHANDRA A, CHAKRABARTY K. System-on-a-chip test-data compression and decompression architectures based on golomb codes [ J ]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2001,20 ( 3 ) : 355-368
  • 3CHANDRA A, CHAKRABARTY K. Frequency-directed run length (FDR) codes with application to system-on-achip test data compression[ C]. Proc. of IEEE VLSI Test symposium, Marina Del Rey, Ca, 2001:42-47.
  • 4JAS A, GHOSH-DASTIDAR J, NG, et al. An efficient test vector compression scheme using selective Huffman coding[ J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2003, 22 (6): 797 -806.
  • 5GONCIARI P T, A1-HASHIMI. Variable-length input Huffman coding for system-on-a-chip test [ J ]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2003,22(6) :783-796.
  • 6HSU F, BUTLER K, PATEL J. A case study on the implementation of the Illinois scan architecture [ C ]. Proceedings of International Test Conference, Baltimore, MD, 2001:538-547.
  • 7SHI Y H, TOGAWA N, KIMURA S, et al. FCSCAN: An efficient muhiscan-based test compression technique for test cost reduction[ C]. Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2006:653-658.
  • 8TEHRANIPOOR M, NOURANI M, CHAKRABARTY K. Nine-coded compression technique for testing embedded cores in SoCs [ J ]. IEEE Transactions on Very Large Scale Integration Systems, 2005,13 (6) :719-731.
  • 9LI L, CHAKRABARTY K, KAJIHARA S, et al. Efficient space/time compression to reduce test data volume and testing for IP cores[ C]. Proceedings of the 18th International Conference on VLSI Design, Kolkata, India, 2005:53-58.
  • 10LIN S P, LEE C L, CHEN J E, et al. A muhilayer data copy test data compression scheme for reducing shifting-in power for multiple scan design[ J ]. IEEE Transactions of Very Large Scale Integration Systems, 2007,15 (7) :767- 776.

共引文献86

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部