期刊文献+

基于流处理架构的嵌入式计算机设计技术研究 被引量:1

Research on Design of Embedded Computer based on Stream Processor Architecute
原文传递
导出
摘要 现有的嵌入式计算机无法满足新型武器平台系统更高的计算性能及强实时性需求。克服现有的嵌入式计算机单核设计的低计算性能瓶颈,本文基于流处理模式,提出一种基于流处理架构的嵌入式计算机设计技术,采用CPU核与GPGPU核相结合,基于IP核的设计将流处理架构设计成SOC,形成多层次并行化的计算资源,可满足新一代武器平台系统对计算密集型、输出实时性的数据解算与处理需求。 Modern embedded computer could not meet the requirements of higher computing performance and strong real-time for the new generation weapon system.In order to overcome the low computing performance of embedded computer, the paper suggests new design of embedded computer based on stream processor architecute,which is designed as the So C, that based on the CPU and GPGPU by using the IP cores,and could form multi-level parallel computing resources.The theory proves that the new designed embedded computer could satisfy the computing-intensive and strong real-time tasks of data data calculation and processing.
出处 《电子技术(上海)》 2016年第12期58-61,共4页 Electronic Technology
关键词 嵌入式计算机 流处理架构 SOC 计算密集型 embedded computer stream process architecure So C computing-intensive
  • 相关文献

参考文献3

二级参考文献40

  • 1黄正宝,张广泉.一种新型的软件体系结构描述方法研究[J].微电子学与计算机,2006,23(12):82-84. 被引量:6
  • 2杨晨,李树国.一种高并行度的H.264帧内预测器的VLSI设计[J].微电子学与计算机,2006,23(12):111-114. 被引量:3
  • 3袁敏,高守平.基于SCORM的流媒体资源共享平台的研究与设计[J].微电子学与计算机,2007,24(1):140-142. 被引量:1
  • 4徐征.存储系统中管理缓冲区高性能读写的实现方法[J].微电子学与计算机,2007,24(2):103-106. 被引量:5
  • 5Xu Guang,An Hong,et al.Performance analysis of the symmetric cryptograph on two stream architectures:Storm and GPU[C] //Proc of the 5th Int Conf on Intelligent Information Hiding and Multimedia Signal Processing.Piscataway,NJ:IEEE,2009:917-920.
  • 6Khailany B,Dally W,Rixner S,et al.Imagine:Media processing with streams[J].IEEE Micro,2001,21(2):35-46.
  • 7Yang Xuejun,Yan Xiaobo,et al.A 64-bit stream processor architecture for scientific applications[C] //Proc of the 34th Annual Int Symp on Computer Architecture.New York:ACM,2007:210-219.
  • 8Wen Mei,Nan Wu,Haiyan Li,et al.Multiple-dimension scalable adaptive stream architecture[C] //Proc of the Asia-Pacific Computer Systems Architecture Conference.Berlin:Springer,2004:199-211.
  • 9Agarwal V,Hrishikesh M S,Keckler S W,et al.Clock rate versus IPC:The end of the road for conventional microarchitectures[C] //Proc of the 27th Int Symp on Computer Architecture.New York:ACM,2000:248-259.
  • 10Swanson S,Michelson K,Shwerin A,et al.Dataflow:The road less complex[C] //Proc of the Workshop on Complexity-Effective Design (WCED),Held in Conjunction with the 30th Annual Int Symp on Computer Architecture.New York,ACM,2003.

共引文献16

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部