期刊文献+

Novel design techniques for noise-tolerant power-gated CMOS circuits 被引量:1

Novel design techniques for noise-tolerant power-gated CMOS circuits
原文传递
导出
摘要 In this paper we have investigated the single phase sleep signal modulation technique,step-wise V_(gs)technique and the three-phase reactivation technique to evaluate the noise characteristics of multi-threshold CMOS circuits used in communication systems.The stacking technique is also implemented in this paper for the sleep transistor.The stacking approach helps to minimize leakage power.The mode transition noise minimization techniques have been applied to 32-bit dynamic TSPC adder with stacked sleep transistors in a standard 45-nm CMOS process.The reactivation noise,delay and energy consumption of all the three techniques have been evaluated.It has been shown that the three phase modulation technique significantly minimizes the reactivation delay when the peak noise level is maintained the same for all three techniques.The three phase modulation technique shows 67.3%and 35%reduction in delay compared to the single phase and step-wise Vgs modulation techniques respectively.The reactivation energy is also suppressed by 49.3%and 39.14%with respect to the single-phase and stepwise Vgs techniques. In this paper we have investigated the single phase sleep signal modulation technique,step-wise V_(gs)technique and the three-phase reactivation technique to evaluate the noise characteristics of multi-threshold CMOS circuits used in communication systems.The stacking technique is also implemented in this paper for the sleep transistor.The stacking approach helps to minimize leakage power.The mode transition noise minimization techniques have been applied to 32-bit dynamic TSPC adder with stacked sleep transistors in a standard 45-nm CMOS process.The reactivation noise,delay and energy consumption of all the three techniques have been evaluated.It has been shown that the three phase modulation technique significantly minimizes the reactivation delay when the peak noise level is maintained the same for all three techniques.The three phase modulation technique shows 67.3%and 35%reduction in delay compared to the single phase and step-wise Vgs modulation techniques respectively.The reactivation energy is also suppressed by 49.3%and 39.14%with respect to the single-phase and stepwise Vgs techniques.
出处 《Journal of Semiconductors》 EI CAS CSCD 2017年第1期106-112,共7页 半导体学报(英文版)
关键词 MTCMOS noise tolerant low power MTCMOS noise tolerant low power
  • 相关文献

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部