3M Gowan, L Biro, D Jackson. Power considerations in the design of the Alpha 21264 microprocessor [A]. In 35th Design Automation Conference, 1998, Moscone Center, San Francisco, CA, 726-731.
4F Najm. A Survey of Power Estimation Techniques in VLSI Circuits [J]. IEEE Trans. On Very Large Scale Integration (VLSI) System, Dec. 1994, 446-455.
5Z Chen, K Roy, T-L Chou. Sensitivity of Power Dissipation to Uncertainties in Primary Input Specification [A]. IEEE Custom Integrated Circuits Conference, DoubleTree Hotel, San Jose, California, 487-490, 1997.
6Z Chen, K Roy. A Power Macromodeling Technique based on Power Sensitivity [A]. 35th ACM/IEEE Design Automation Conference, 1998. San Francisco, CA, 678-683.
7J Zhu, P Agrawal, D D Gajski. RT Level Power Analysis [A]. Asia and South Pacific Design Automation Conference, 1997, Makuhari Messe, Nippon Convention Center, Chiba, Japan, 517-522.
8A Raghunathan, S Dey, N K Jha. Register-Transfer Level Estimation Techniques for Switching Activity and Power Consumption [A]. IEEE International Conference on Computer- Aided Design, 1996, Santa Clara, CA, 158-165.
9Sun Yi. Synopsys Power Management Methodology [EB/OL], http://www.synopsys.com/.
10D Brooks, V Tiwari, M Martonosi. Wattch: A Framework for Architecture-Level Power Analysis and Optimizations [A]. In Proc. of the 27th Int'l Symp. on Computer Architecture, ISCA 2000,Vancouver,British Columbia, 83-94.
