期刊文献+

一种新型的SOI MOSFET衬底模型提取方法

A New Substrate Model Extraction Method for RF SOI MOSFET
下载PDF
导出
摘要 衬底寄生网络建模和参数提取,对RF SOI MOSFET器件输出特性的模拟有着非常重要的影响。考虑BOX层引入的体区和Si衬底隔离,将源、体和衬底短接接地,测试栅、漏二端口S参数的传统测试结构,无法准确区分衬底网络影响。提出一种改进的测试结构,通过把SOI MOSFET的漏和源短接为信号输出端、栅为信号输入端,测试栅、漏/源短接二端口S参数的方法,把衬底寄生在二端口S参数中直接体现出来,并开发出一种解析提取衬底网络模型参数的方法,支持SOI MOSFET衬底网络模型的精确建立。采用该方法对一组不同栅指数目的SOI MOSFET进行建模,测量和模型仿真所得S参数在20 GHz频段范围内得到很好吻合。 Substrate parasitic network modeling and parameter extraction have significant influence on the modeling of output characteristics for RF SOI MOSFET devices. The isolation between the introducing bulk region of the BOX layer and the Si substrate is considered. The traditional common-source structure that connecting source , body and substrate together to ground couldn ''t distinguish the substrate parasitic network with the active region. An improved test structure was proved to extract the substrate parasitic parameters by connecting the drain and source as output port and gate as input port. An accurate substrate modeling method based on different fingers was developed to build SOI MOSFETs models. The simulating S parameter matched the measured result quite well under 20 GHz.
出处 《电子器件》 CAS 北大核心 2016年第6期1302-1308,共7页 Chinese Journal of Electron Devices
基金 浙江省自然科学基金项目(LY13F040005)
关键词 RF SOI MOSFET 衬底模型 测试结构 参数提取 RFSOIMOSFET RF SOI MOSFET substrate model test structure parameter extraction
  • 相关文献

参考文献3

二级参考文献33

  • 1严晓浪,吴晓波.低压低功耗模拟集成电路的发展[J].微电子学,2004,34(4):371-376. 被引量:10
  • 2王祚栋,魏少军.SOC时代低功耗设计的研究与进展[J].微电子学,2005,35(2):174-179. 被引量:19
  • 3李瑞贞,韩郑生.一种新的部分耗尽SOI器件BTS结构[J].电子器件,2005,28(4):730-732. 被引量:1
  • 4Ho Chien-Chih, Kuo Chin-Wei, Chan Yi-Jen, et al. 0. 13-pan RF CMOS and Varactors Performance Optimization by Multiple Gate Layouts[ J]. IEEE Trans. Electron Devices ,2004,51 (12) :2181-2185.
  • 5Reydezel Torres-Torres, Roberto Murphy-Arteaga, Apolinar Reynoso- Hemandez J. Analytical Model and Parameter Extraction to Account for the Pad Parasitics in RF-CMOS [ J ]. IEEE Trans. Electron Devices ,2.005,52 (7) :1335-1341.
  • 6Tong A F, Yeo K S, Jia L, et al. Simple and Accurate Extraction Methodology for RF MOSFET Valid up to 20GHz[ J]. IEEE Proc. Circuits Devices Syst. ,2004,151 ( 6 ) : 587 -592.
  • 7Chan Chih-Yuan, Chen San-Chuan, Tsai Ming-Hsien, et al. Wiring Effect Optimization in 65-nm Low-Power NMOS [ J ]. IEEE Electron Device Lett. ,2008,29 ( 11 ) : 1245-1247.
  • 8Kim Cheon Soo,Park Jung-Woo,Yu Hyun Kyu,et al. Gate Layout and Bonding Pad Structure of a RF n-MOSFET for Low Noise Performance [ J ]. IEEE Electron DeviceLett. ,2000,21 (12) :607-609.
  • 9Hirokazu Nagase, Akira Tanabe, Yoshihiro Hayashi. A Novel Small Capacitance RF-MOSFET with Small-Resistance Long-Finger Gate Electrode[ C ]//Microwave Symposium Digest (MI"F) , pp. 944 - 947, May. 2010.
  • 10Wu Wen, Lam Sang, Chan Mansun. Effects of Layout Methods of RF CMOS on Noise Performance [ J ]. IEEE Trans. Electron Devices ,2005,52 ( 12 ) :2753-2759.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部