期刊文献+

直线引导的Torus结构路由算法 被引量:2

A Torus network routing algorithm guided by straight line
下载PDF
导出
摘要 为了提高片上网络在Torus拓扑结构下的路由通信效率,提出了一种基于直线引导思想的路由算法Tline。该路由算法将Torus拓扑结构的片上网络拓展为类似Mesh结构的坐标平面,以数据包的源节点和目的节点构成的直线为路由转发方向,并根据周围邻近节点的拥塞状况选择传输路径方向实现部分自适应路由。实验结果表明,与XY、OE路由算法相比,在热点流量模式下Tline路由算法具有较好的路由性能,且平均能耗降低约8%。 To increase the communication efficiency of the network on chip in TORUS topology, we propose a new routing algorithm based on straight line guidance, namely Tline routing. The new algorithm extends the Torus topology to a coordinate plane that is similar to the mesh structure. The route forwarding direction is guided by a straight line formed by the source and destination of packets. The partially adaptive routing is realized according to the congestion condition around the neighboring nodes. Experimental results show that the Tline routing can achieve better routing performance in comparison with the XY and OE routing algorithms, and the average power consumption decreases by about 8%.
出处 《计算机工程与科学》 CSCD 北大核心 2017年第2期275-279,共5页 Computer Engineering & Science
基金 国家自然科学基金(61474087)
关键词 片上网络 Torus拓扑 路由算法 直线引导 network on chip Torus topology routing algorithm straight line guidance
  • 相关文献

参考文献5

二级参考文献70

  • 1刘有耀,韩俊刚.超立方体双环互连网络及路由算法[J].计算机应用研究,2009,26(3):997-1000. 被引量:4
  • 2欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 3封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 4ITRS.2008focus ITWG tables:System driver,design,test&test equipment,RF and AMS for wireless,and processintegration,devices,&structures(PIDS)[EB/OL].2008.http://www.itrs.net/.
  • 5Hemani A,Jantsch A,Kumar S,et al.Network on chip:anarchitecture for billion transistor era[C]//Proceedings of theIEEE NorChip Conference.2000:166-173.
  • 6Dally W J,Towles B.Route packets,not wires:On-chipinterconnection networks[C]//Proceedings of the 38thDesign Automation Conference(DAC).2001.
  • 7Benini L,Micheli G D.Networks on chips:a new SoCparadigm[J].IEEE Computer,2002,35(1):70-78.
  • 8Saleh R.An approach that will NoC your SoCs off![J].IEEE Design&Test of Computers,2005,22(5):488.
  • 9Pande P P,Grecu C,Jones M,et al.Performance evaluationand design trade-offs for network-on-chip interconnectarchitectures[J].IEEE Transactions on Computers,2005,54(8):1025-1040.
  • 10Gupta R.On-chip networks[J].IEEE Design&Test ofComputers,2005,22(5):393-393.

共引文献25

同被引文献19

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部