期刊文献+

基于ARM和FPGA的Sobel边缘检测异构系统

Heterogeneous system of Sobel Edge Detection Based on ARM and FPGA
下载PDF
导出
摘要 为了实现直接对网络摄像监控系统进行视频画面抓取并进行高效率、高精度的图像处理,设计了一个支持RTSP协议、可进行Sobel边缘检测的数据驱动型异构系统。基于海思公司的hi3536芯片,该系统可同时获取16路1080P、H.264编码的网络摄像头的视频图像,并使用Xilinx公司的ZC702型号FPGA为载体实现的Sobel边缘检测加速器对视频图像进行实时处理。实验结果发现该系统获取视频图像的延迟很低,并且拥有对大量高清图像同时进行实时边缘提取的能力。 In order to achieve high-efticiency, high-precision image processing for capturing the video stream of IP camera, a da- ta-driven heterogeneous system with Sobel edge detection is designed to support RTSP protocol.The system can get 1080P, H.264 encoded video streams from sixteen IP cameras at the same time and also can process real-time Sobel edge detection of video streams base on arm from Hisilicon and ZC702 FPGA form Xilinx. Experimental results show that the system has low delay of capturing video streams and can real-time edge detection for a large number of high-definition images at the same time.
作者 孙志豪 徐政 石润彬 吴晨健 SUN Zhi-hao, XU Zheng, SHI Run-bin, WU Chen-jiang (Department of Electronics and Information Engineering, SooChow University, Suzhou 215006, China)
出处 《电脑知识与技术》 2016年第12期219-221,共3页 Computer Knowledge and Technology
关键词 FPGA 网络摄像头 RTSP SOBEL 异构 FPGA IPC RTSP Sobel heterogeneous
  • 相关文献

参考文献5

二级参考文献22

  • 1艾扬利,杨兵.基于FPGA的Sobel算子并行计算研究[J].现代电子技术,2005,28(9):42-43. 被引量:11
  • 2杜勇,刘帝英.MATLAB在FPGA设计中的应用[J].电子工程师,2007,33(1):9-11. 被引量:10
  • 3Wiatr K, Jamro E. Implementation of image data convo- lutions operations in FPGA reconfigurable structures for real--time vision systems[C]//International IEEE Con- ference on Information Technology: Coding and Compu- ting, Nevada: IEEE Computer Society, 2000.152- 157.
  • 4Benedetti A, Prati A, Scarabottolo N. Image convolu- tion on FPGAs.. the implementation of a multi-- FPGA FIFO structure[C]//Proceedings of the 24th Euromicro Conference, Vesteras, Swe den: IEEE, 1998.
  • 5Cardells-- Tormo F, Molinet P. Area -- efcient 2 -- D shift--variant convolvers for FPGA--based digital image processing [J], IEEE Trans Circuits Syst Ⅱ: Exp Briefs, 2006,53(2). 105-109.
  • 6Mohammad K, Agaian S. Efficient FPGA implementa- tion of eonvolution[J]. IEEE International Conference on SMC 2009. San Antonio, Tx. IEEE, 2009: 3478--3483.
  • 7Zhang Hui, Xia Mingxin, Hu Guangshu. A muhiwin- dow partial buffering scheme for FPGA--Based 2- D Convolvers[J]. IEEE Transactions on Circuits and Sys- tems Ⅱ: Express Briefs, 2007,54(2) : 200- 204.
  • 8Bosi B, Bois G, Savaria Y. Reconfigurabte pipelined 2-- D convolvers for fast digital signal processing[J]. IEEE Trans Very Large Scale Integr (VLSI) Syst, 1999, 7 (3) .229-308.
  • 9ARM. ARM AMBA AXI Protocol v2. 0 Specification [ EB/ OL]. [2015 -06] http://www, amba. com.
  • 10ARM. AMBA4 AXI4 - Stream Protocol vl. 0[ EB/ OL]. E2015 - 061. http://www, amba. com.

共引文献33

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部