期刊文献+

模拟-时间-数字型ADC结构设计综述 被引量:4

Overview on the analog-time-digital based ADC architecture design
下载PDF
导出
摘要 针对模/数转换器对输入模拟量难以完成数字量化的问题,对模拟/时间转换和时间/数字转换相结合的模/数转换器进行讨论。分析压控振荡器型、脉冲宽度调制型以及时间延迟型3种结构的工作原理、各自优缺点及应用方向,总结模拟-时间-数字型模/数转换器的发展现状,并对其在低压低功耗片上系统的应用前景进行展望。 In response to the difficulties of converting the analog signal directly to digital codes,analog-time-digital based ADCs(Analog-to-Digital,ADC)that combine the analog-to-time conversion with the time-to-digital conversion are discussed in this paper.The operation mechanisms,merits and drawbacks,and application of voltage controlled oscillator based ADC,pulse width modulation based ADC and time delay based ADC are discussed individually.The state-of-the-art of analogtime-digital based ADC is highlighted.The application future of these three analog-time-digital based ADCs in low-power SoC is also indicated.
作者 佟星元 王杰
出处 《西安邮电大学学报》 2017年第1期78-82,共5页 Journal of Xi’an University of Posts and Telecommunications
基金 国家自然科学基金资助项目(61204029) 国家科技重大专项课题资助项目(2016ZX03001003-006) 陕西省自然科学基金资助项目(2014JQ8332) 陕西省教育厅科学研究计划资助项目(16JK1705)
关键词 模/数转换 模拟/时间转换 时间/数字转换 低功耗 analog-to-digital converter analog-to-time conversion time-to-digital conversion low-power
  • 相关文献

参考文献2

二级参考文献37

  • 1Lin Yingzu, Lin Chengwu, Chang SJ. A 5bit 3.2 GS/ s flash ADC with a digital offset calibration scheme[J]. IEEE Transactions on VLSI System. 2010, 18 (3) 509-513.
  • 2Pernillo J, Flynn M P. A 1. 5-GS/s flash ADC with 57. 7dB SFDR and 6. 4bit ENOB in 90nm digital CMOS[J]. IEEE Transactions on Circuits and Sys- tems II: Express Briefs, 2011, 58(12): 837-841.
  • 3Hernes B, Briskemyr A, Andersen T N, et al. A 1. 2V 220MS/s 10b Pipelined ADC inplenented in 0. 13m Digital CMOS[C]//2004 ISSCC. San Francisco of USA: IEEE, 2004:256-257.
  • 4Siragusa E, Galton I. A Digitally Enhanced 1.8V 15b 40MS/s CMOS Pipelined ADC[C]//2004 ISSCC. San Francisco of USA: IEEE, 2004: 2126-2138.
  • 5Nakajima Y, Sakaguchi A, Ohkido T, et al. A back- ground selbcalibrated 6b 2.7GS/s ADC with cascade- calibrated folding-interpolating architecture[J]. IEEE Journal of Solid-State Circuits, 2010, 45(4) : 707-718.
  • 6Hsu C C, Huang C C, Lin Y H et al. A 10b 200MS/ s pipelined folding ADC with offset calib-ration[C]// ESSCIRC 2007. Munich of Germany: IEEE, 2007: 151 154.
  • 7Black W C, Hodges D A. Time interleaved converter arrays [J]. IEEE Journal of Solid-State Circuits, 1980, 15(6): 1022-1029.
  • 8Ginsburg B P, Chandrakasan A P. Highly Interleaved 5-bit, 250-MSample/s, 1.2-mW ADC with Redundant Channels in 65-nm CMOS[J]. IEEE Journal of Solid- State Circuits, 2008, 43(10): 2641-2650.
  • 9Huang C C, Wang C Y, Wu J T. A CMOS 6bit 16GS/s time-interleaved ADC using digital background calibration techniques [J]. IEEE Journal of Solid-State Circuits, 2011, 46(4): 848-858.
  • 10Greshishchev Y M, Aguirre. J, Besson M, et al. A 40GS/s 6b ADC in 65nm CMOS[C]//2010 ISSCC. San Francisco of USA: IEEE, 2010: 389-391.

共引文献17

同被引文献16

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部