期刊文献+

基于定向故障注入的SRAM型FPGA单粒子翻转效应评估方法

Evaluation of Single Event Upset Effects in SRAM-Based FPGA Using Module-Oriented Fault Injection Techniques
下载PDF
导出
摘要 介绍了一种基于定向故障注入的SRAM型FPGA单粒子翻转效应评估方法。借助XDL工具,该方法解析了Virtex-4SX55型FPGA的帧地址与物理资源之间的对应关系;将电路网表中的资源按模块分组,利用部分重构技术分别对电路整体及各分组相关的配置帧进行随机故障注入,以评估电路整体及其子模块的抗单粒子翻转能力;按模块分组对电路分别进行部分三模冗余(TMR)加固和故障注入实验,以比较不同加固方案的效果。实验结果表明:电路的抗单粒子翻转能力与其功能和占用的资源有关;在FPGA资源不足以支持完全TMR的情况下,该方法可以帮助设计者找到关键模块并进行有效的电路加固。 An evaluation method for single event upset (SEU) effects in SRAM-based FPGA using module- oriented fault injection was presented. The relationship between Virtex-4 SX55 FPGA's frame address and physical resources was analyzed with XDL tools. The resources in netlist were divided into groups according to module's partition, and random faults were injected separately into configuration frames related to entire design or a group by partial reconfiguration techniques, so as to assess the anti-SEU capability of the whole circuit and its sub-modules. Partial triple module redundancy(TMR) on sub-modules in each group was hardened, and fault injection tests were conducted respectively to compare the effectiveness of different reinforcement schemes. The results showed that anti-SEU capability of a circuit was relevant to its function and corresponding resources. When FPGA resources were not sufficient for complete TMR, it could help designers find the key sub-modules, so as to harden the circuit effectively.
出处 《微电子学》 CAS CSCD 北大核心 2017年第1期135-140,共6页 Microelectronics
基金 国家自然科学基金资助项目(61474120 61271149)
关键词 SRAM型FPGA 单粒子翻转效应 故障注入 部分三模冗余 SRAM-based FPGA SEU effect Fault injeetion Partial TMR
  • 相关文献

参考文献1

二级参考文献8

  • 1Robert F Hodson,Kevin Somervill,John Williams,et al.An architecture for reconfigurable computing in space.Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),2005
  • 2Gary Swift,Gregory Allen,Jeffrey George,et al.Upset susceptibility and design mitigation of powerPC405 processors embedded in virtex Ⅱ-Pro FPGAs.Military and Aerospace Applications of Progrannnable Devices and Technologies Conference (MAPLD),2005
  • 3Chandru Mirchandani.Using software rules to enhance FPGA reliability.Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),2005
  • 4Nozomu Nishinaga,Makoto Takeuchi,Ryutaro Suzuki.Reconfigurable communication equipment on smartSAT-1.Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),2004
  • 5Sammy Kayali.Space radiation effects on microelectronics.http://parts.jpl.nasa.gov/docs/Radcrs_ Final.pdf
  • 6E Fuller,M Caffrey,A Salazar,et al.Radiation testing update,SEU mitigation,and availability analysis of the Virtex FPGA for space reconfigurable computing.4th Annual Conference on Military and Aerospace Programmable Logic Devices (MAPLD),2000,30:1~11
  • 7Radiation effect & mitigation overview.www.xilinx.com/esp
  • 8Candice Yui,Gary Swift,Carl Carmichael.Single event upset susceptibility testing of the xilinx virtex Ⅱ FPGA.Military and Aerospace Applications of Programmable Devices and Technologies Conference(MAPLD),2002

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部