1Devaraj Chabitha, Shah Chintan A. Automated geometric correction of multispectral images from High Resolution COD Camera (HRCC) on-board CBERS-2 and CBERS- 2B[J]. ISPRS Journal of Photogrammetry and Remote Sensing, 2014,89 : 13-24.
2Klang M R. Solid state recorders for airborne reconnais- sance[A], Proc. of Conference on Airborne Reconnais- sance XXVII[C]. 2003,5109 : 79-85.
3Sang-Hoon Park, Dong-Gun Kim, Kwanhu Bang, et al. An adaptive Idle-time exploiting method for low latency NAND flash-based storage devices[J]. IEEE Transactions on Computers, 2014,63(5) : 1085-1096.
4Kiyong Kim, Joongho Yoon, Yungsam Kim, et al. Effect of field oxide structure on endurance characteristics of NAND flash memory [ J]. Electronics Letters, 2014, .60 (10) :739-741.
5Asadi Meysam, Huang Xiujie, Kavcic Aleksandar, et al. Optimal Detector for Multilevel NAND Flash Memory Channels with Intercell Interference[J]. IEEE Journal of Selected Areas in Communications, 2014, 32 ( 5 ) : 825- 835.
6YU Geun-yeong, Moon Jaekyun. Concatenated raptor codes in NAND flash memory[J]. IEEE Journal on Select- ed Areas in Communications, 2014,32(5) : 857-869.
7Youngjoo Lee, Hoyoung Yoo, Injae Yoo, et al. High- throughput and low-complexity BCH decoding architec- ture for solid-state drives[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014,22 ( 5 ) : 1183-1187.
8Cho Sung-gun, Kim Daesung, Choi Jinho, et al. Block-wise concatenated BCH codes for NAND flash memories[J]. IEEE Transaction on Communications,2014,62(4) :1164- 1177.
9Fabiano M, Indaco M,Di Carlo S,et al. Design and opti- mization of adaptable BCH codecs for NAND flash memo- ries[J]. Microprocessors and Microsystems, 2013,3"1 (4- 5) :407-419.
10Chengen Yang, Emre Y, Chakrabarti C. Product code schemes for error correction in MLC NAND flash memo- ries[J], iEEE Transactions on Very Large Scale Integra- tion (VLSI) Systems,2012,20(12) : 2302-2314.
