期刊文献+

航天高可靠FPGA测试技术研究 被引量:19

Research on High Reliable FPGA Test Technology on Spaceflight
下载PDF
导出
摘要 FPGA由于强实时性,在航天等高可靠系统中应用非常广泛,从最初的接口时序控制到现在代替大部分CPU足以证明它的影响力。它的测试方法既独立于传统CPU测试,又有别于芯片的测试。基于航天高可靠FPGA系统的重要性,对FPGA系统测试的需求尤为迫切。结合软件测试方法和FPGA产品自身特点,研究了FPGA测试需求抽取方法及特有的测试要求,分析了静态测试(跨时钟域分析、代码规则检查,静态时序分析)、动态仿真测试(前仿真,布局布线后仿真,三模冗余仿真验证)、物理测试(芯片级物理测试、目标板级物理测试、最小系统板级物理测试)三大类测试方法的测试机理及适用范围,形成了一套实用的FPGA测试技术。目前该FPGA测试技术已成功应用于多个航天高可靠FPGA产品的测试中,发现了很多引起功能失效的重大问题,并对其中常见的问题给予归类总结。 Due to characteristic of the strong real-time,FPGA is widely applied in the high-reliability region. It is used from the control or the interface timing to substituting most of CPU which proves its importance. The testing method of FPGA is different from the AISC' s testing and the conventional CPU' s testing. As the significance of high reliable FPGA on spaceflight, the demand for testing an bPGA system is particularly urgent. Combined with the software testing methods and Ft^A' s characteristics,the FPGA testing request abstract method and specific test requirements are researched, analysis of the test principle and application range of three main types of static tes- ting ( the analysis of crossing-clock region, code role chocking, static timing analysis), dynamic simulation testing ( front simulation, back -end simulation,three-mode verbose verification) and physical testing (chip' s physical testing,goal-board' s physical testing, the smal- lest system' s physical testing), providing a set of practical FPGA testing technology. At present, the set of testing technology is applied successfully on the test of several high reliable FPGAs on spaceflight, and many significant functional disabled problems have been found, where the common ones are classified and summarized.
出处 《计算机技术与发展》 2017年第3期1-5,11,共6页 Computer Technology and Development
基金 国家重大专项(Y214010RN)
关键词 FPGA测试技术 测试需求分析 静态测试 动态仿真测试 物理测试 FPGA test technology test requirement analysis static test dynamic simulation test physical test
  • 相关文献

参考文献8

二级参考文献35

  • 1王建,白瑞林.基于FPGA的智能控制器设计及测试方法研究[J].微计算机信息,2005,21(12Z):128-130. 被引量:12
  • 2BERGERON J, NIGHTINGALE A. Verification methodology manual for SystemVerilog[ M]. New York: Springer-Verlag, 2006.
  • 3BERGERON J. Writing testbenches using SystemVerilog [ M]. New York: Springer-Verlag, 2006.
  • 4Synopsys, Inc. Reference verification methodology user guide version 8.6 [ EB/OL]. [2009 -02 -20]. http://www, synopsys, com/.
  • 5GLASSER M. Advanced verification methodology cookbook version 2.0[ EB/OL]. (2006 -07 -24) [2009 -02 - 10]. http://www. mentor, com/.
  • 6Cadence Design Systems, Inc. The unified verification methodology white paper [ EB/OL]. ( 2005 - 02 - 01 ) [ 2009 - 01 - 05 ]. http://www, cadence, com/.
  • 7COLGAN J. Open verification methodology relieves inefficiencies [ EB/OL]. (2007 - 09 - 07) [ 2009 - 01 - 10]. http://electronicdesign, com/Articles.
  • 8TSAI T. Techniques for selective reuse of verification components in hierarchical verification of large designs [ C]//SNUG: Synopsys Users Group. San Jose: [ s. n. ], 2008:97 - 106.
  • 9GAISLER J, CATOVIC E, ISOMAKI M. GRLIB IP Core user's manual version 1.0.19 [ S]. Sweden: Gaisler Research, 2008.
  • 10STOHR B, SIMMONS M, GEISHAUSER J. FlexBeneh: Reuse of verification IP to increase productivity [ C]// Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition. Washington, DC: IEEE Computer Society, 2002:35-41.

共引文献68

同被引文献139

引证文献19

二级引证文献46

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部