1Weste N HE,Harris D.CMOS VLSI design:a circuitsand systems perspective[]..2005
2Cheatham J A,Emmert J M,Baumgart S.A survey offault tolerant methodologies for FPGA[].ACMTransactions on Design Automation of ElectronicSystems.2006
3Huang W J,Mccluskey E J.Column-based precompiledconfiguration techniques for FPGA fault tolerance[].Proceedings of the thAnnual IEEE Symposium onField-Programmable Custom Computing Machines.2001
4Abramovici M,Stroud C E,Emmert J M.Online faulttolerance for FPGA logic blocks[].IEEE Transactionson Very Large Scale Integration(VLSI)Systems.2007
5Graham Paul,Caffrey Michael,Johnson D.Eric,et al.SEU Mitigation for Half-Latches in Xilinx Virtex FPGA[].EEE Transactions on Nuclear Science.2003
6OREIFEJ R,AlHADDAD R,HENG T,et al.Layeredapproach to intrinsic evolvable hardware using direct bits-tream manipulation of virtex II pro devices[].Interna-tional Conference on Field Programmable Logic and Appli-cations(FPL).2007
