期刊文献+

基于逻辑区间热度的NAND闪存垃圾回收算法 被引量:5

Garbage collection algorithm for NAND flash memory based on logical region heat
下载PDF
导出
摘要 针对现有的NAND闪存垃圾回收算法中回收性能不高,磨损均衡效果差,并且算法内存开销大的问题,提出了一种基于逻辑区间热度的垃圾回收算法。该算法重新定义了热度计算公式,把连续逻辑地址的NAND内存定义为一个热度区间,以逻辑区间的热度来代替逻辑页的热度,并将不同热度的数据分开存储到不同擦除次数的闪存块上,有效地实现了数据冷热分离,并且节约了内存空间。同时,算法还构造了一种新的回收代价函数来选择回收块,在考虑回收效率的同时,还兼顾了磨损均衡的问题。实验结果表明,该算法与性能优异的FaGC算法相比,总的擦除次数减少了11%,总的拷贝次数减少了13%,擦次数最大差值减少了42%,内存消耗能减少了75%。因此,该算法有利于增加闪存可用空间,改善闪存系统的读写性能,延长闪存使用寿命。 To solve the problems of low collection performance, poor wear leveling effect, and high memory overhead in the existing NAND flash memory garbage collection algorithms, a new garbage collection algorithm based on logical region heat was proposed. The heat calculation formula was redefined, the NAND memory of continuous logical address was defined as a heat range which was used to replace the heat of logical page, then the data with different heat was separated into the corresponding flash blocks with different erase counts. The cold and hot data were effectively separated,and the memory space was also saved. Meanwhile, a new collection cost function was constructed to improve the collection efficiency and wear leveling effect. The experimental results showed that compared with the excellent File-aware Garbage Collection(FaGC)algorithm, the total number of erase operations was reduced by 11%, the total number of copy operations was reduced by 13%, the maximum difference of erase counts was reduced by 42%, and the memory consumption was reduced by 75%.Therefore, the available flash memory space can be increased, the read and write performance of flash memory can be improved, and the flash memory life can be also extended by using the proposed algorithm.
作者 雷兵兵 严华
出处 《计算机应用》 CSCD 北大核心 2017年第4期1149-1152,1197,共5页 journal of Computer Applications
基金 国家自然科学基金资助项目(61172181)~~
关键词 NAND闪存 磨损均衡 垃圾回收 逻辑区间 回收块 NAND flash memory wear leveling garbage collection logical region collection block
  • 相关文献

参考文献1

二级参考文献18

  • 1CHUNG T S, PARK S W, LEE D H, et al. Systems software for llash memory: a survey[A]. Proceedings of the 2006 IFIP International Conlr- ence on Embedded and Ubiquitous Computing[C]. Korea, 2006. 394-404.
  • 2DING X N, JIANG S, CHEN F, et al. DULO: an effective bufli: cache management scheme to exploit both temporal and spatial locali ties[J]. ACM Trans Storage, 2007, 3(2):1242522.
  • 3LI Z M, CHEN Z F, SUDARSHAN M S, et al. C-miner: mining block correlations in storage systems[A]. Proc of FAST'02[C]. San Francisco, USA, 2004. 173-186.
  • 4GAL E, TOLEDO S, Algorithms and data structures for flash merr ries[J]. ACM Computing Surveys, 2005, 37(2):138-163,.
  • 5LEVENTHAL A. Flash storage memory communications[J]. Commu- nications of the ACM, 2008, 51(7):47-51.
  • 6SANTAR1NI M. NAND versus NOR[J]. EDN, 2005, 50(21):41-48.
  • 7KIM J S, KIM J M, NOH S H, et al. A space-efficient flash translatior layer lbr compactflash systems[J]. IEEE transactions on ConsumeJ Electronics, 2002, 48(2):366-375.
  • 8LEE S W, PARK D J, CHUNG T S, et al. A log buffer based flash translation layer using tully associative sector translation[J]. IEEE Transactions on Embedded Computing Systems, 2007, 6(3): 18-45.
  • 9KANG J U, JO H, K1M J S, et al. A superblock based flash translation layer lbr NAND flash memory[A]. Proc of 1CES'06[C]+ Seoul, Korea, 2006. 161-170.
  • 10CHAO H, SHIN D, EOM Y I. Kast: k-associative sector translation for NAND flash memory in real-time systems[A]. Design, Automation Test in Europe Conference Exhibition[C]. Nice, France, 2009. 507-512.

共引文献4

同被引文献12

引证文献5

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部